Via EPIA-NX15000G User Manual - Page 53
PCI Master 0 WS Write, PCI Delay Transaction, DRDY_Timing
View all Via EPIA-NX15000G manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 53 highlights
CPU & PCI BUS CONTROL BIOS Setup PCI Master 0 WS Write PCI Delay Transaction DRDY_Timing Phoenix - AwardBIOS CMOS Setup Utility CPU & PCI Bus Control [Enabled] [Enabled] [Optimize] Item Help Menu Level : Move Enter: Select F5: Previous Values +/-/PU/PD: Value F10: Save F6: Fail-Safe Defaults ESC: Exit F1: General Help F7: Optimized Defaults PCI Master 0 WS Write Settings: [Enabled, Disabled] PCI Delay Transaction Settings: [Enabled, Disabled] DRDY_Timing Settings: [Slowest, Default, Optimize] 41 Downloaded from www.Manualslib.com manuals search engine
BIOS Setup
41
CPU & PCI B
US
C
ONTROL
: Move
F5: Previous Values
F6: Fail-Safe Defaults
F7: Optimized Defaults
Enter: Select
+/-/PU/PD: Value
F10: Save
ESC: Exit
F1: General Help
Menu Level
Item Help
[Enabled]
PCI Master 0 WS Write
CPU & PCI Bus Control
Phoenix - AwardBIOS CMOS Setup Utility
PCI Delay Transaction
[Enabled]
DRDY_Timing
[Optimize]
PCI Master 0 WS Write
Settings: [Enabled, Disabled]
PCI Delay Transaction
Settings: [Enabled, Disabled]
DRDY_Timing
Settings: [Slowest, Default, Optimize]
Downloaded from
www.Manualslib.com
manuals search engine