AIWA CDC-X144 Service Manual - Page 2

Diagrams, Ic Pin Descriptions - cd

Get AIWA CDC-X144 PDF manuals and user guides View all AIWA CDC-X144 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 2 highlights

CDC-R104/X104/X144 SECTION 3 DIAGRAMS 3-1. IC PIN DESCRIPTIONS • IC1 µPD63712GC-8EU-A (RF AMP, DIGITAL SERVO, DIGITAL SIGNAL PROCESSOR) (SERVO BOARD) Pin No. Pin Name I/O Pin Description 1 LD O Laser diode ON/OFF control signal output (L: laser OFF, H: laser ON) 2 PD I Dimmer monitor input from optical pick-up laser diode. 3 PN I Not used. (Fixed at L in this set) 4 AVDD - Analog power supply pin (+3.3 V) 5 DGND - Ground 6 RFOK O RFOK signal output to system control IC. 7 INTQ O CD text pack synchronization signal output to system control IC. 8 RST I CD reset signal input from system control IC. Command/parameter discrimination signal input from system control IC. 9 A0 I (L: command transmission, H: parameter transmission) 10 STB I Data strobe signal input from system control IC. 11 SCK I Serial clock input from system control IC. 12 SO O Serial data output to system control IC. 13 SI I Serial data input from system control IC. 14 DVDD - Power supply pin (+3.3 V) 15 DAVDD - D/A converter power supply (+) pin (+3.3 V) 16 ROUT O Analog audio signal output (R-ch) 17 DAGND - Ground 18 REGC - Capacitor connection pin for SCF regulator. 19 DAGND - Ground 20 LOUT O Analog audio signal output (L-ch) 21 DAVDD - D/A converter power supply (+) pin (+3.3 V) 22 XVDD - Power supply pin (+3.3 V) 23 XTAL O Main system clock output (16.9344 MHz) 24 XTAL I Main system clock input (16.9344 MHz) 25 XGND - Ground 26 DVDD - Power supply pin (+3.3 V) 27 C1D1/FZD O Not used. (Open) 28 C1D2/TZD O Not used. (Open) 29 C2D1/RMUTE O CD R-ch data zero detection signal output 30 C2D2/LMUTE O CD L-ch data zero detection signal output 31 C2D3/SHOCK/SBSY O Not used. (Open) 32 LOCK/FR O Not used. (Open) 33 WFCK/MIRR O Not used. (Open) 34 RFCK/HOLD O Not used. (Open) 35 PLCK O Not used. (Open) 36 C16M O Not used. (Open) 37 DGND - Ground 38 TX O Not used. (Open) 39 EMPH/RAMOVER O Not used. (Open) 40 FLAG O Not used. (Open) 41 DVDD - Power supply pin (+3.3 V) 42 LIMIT I Not used. (Fixed at L in this set) Oscillation circuit ON/OFF control signal input (L: ON, H: OFF) 43 XTALEN I (Fixed at L in this set) 44 DGND - Ground 45 DIN I Not used. (Connect to DOUT in this set) 46 DOUT O Not used. (Connect to DIN in this set) 47 SCKIN I Not used. (Connect to SCKO in this set) 48 SCKO O Not used. (Connect to SCKIN in this set) 49 LRCKIN I Not used. (Connect to LRCK in this set) 14

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
14
CDC-R104/X104/X144
3-1. IC PIN DESCRIPTIONS
• IC1 μPD63712GC-8EU-A (RF AMP, DIGITAL SERVO, DIGITAL SIGNAL PROCESSOR) (SERVO BOARD)
Pin No.
Pin Name
I/O
Pin Description
1
LD
O
Laser diode ON/OFF control signal output (L: laser OFF, H: laser ON)
2
PD
I
Dimmer monitor input from optical pick-up laser diode.
3
PN
I
Not used. (Fixed at L in this set)
4
AVDD
—
Analog power supply pin (+3.3 V)
5
DGND
—
Ground
6
RFOK
O
RFOK signal output to system control IC.
7
INTQ
O
CD text pack synchronization signal output to system control IC.
8
RST
I
CD reset signal input from system control IC.
9
A0
I
Command/parameter discrimination signal input from system control IC.
(L: command transmission, H: parameter transmission)
10
STB
I
Data strobe signal input from system control IC.
11
SCK
I
Serial clock input from system control IC.
12
SO
O
Serial data output to system control IC.
13
SI
I
Serial data input from system control IC.
14
DVDD
—
Power supply pin (+3.3 V)
15
DAVDD
—
D/A converter power supply (+) pin (+3.3 V)
16
ROUT
O
Analog audio signal output (R-ch)
17
DAGND
—
Ground
18
REGC
—
Capacitor connection pin for SCF regulator.
19
DAGND
—
Ground
20
LOUT
O
Analog audio signal output (L-ch)
21
DAVDD
—
D/A converter power supply (+) pin (+3.3 V)
22
XVDD
—
Power supply pin (+3.3 V)
23
XTAL
O
Main system clock output (16.9344 MHz)
24
XTAL
I
Main system clock input (16.9344 MHz)
25
XGND
—
Ground
26
DVDD
—
Power supply pin (+3.3 V)
27
C1D1/FZD
O
Not used. (Open)
28
C1D2/TZD
O
Not used. (Open)
29
C2D1/RMUTE
O
CD R-ch data zero detection signal output
30
C2D2/LMUTE
O
CD L-ch data zero detection signal output
31
C2D3/SHOCK/SBSY
O
Not used. (Open)
32
LOCK/FR
O
Not used. (Open)
33
WFCK/MIRR
O
Not used. (Open)
34
RFCK/HOLD
O
Not used. (Open)
35
PLCK
O
Not used. (Open)
36
C16M
O
Not used. (Open)
37
DGND
—
Ground
38
TX
O
Not used. (Open)
39
EMPH/RAMOVER
O
Not used. (Open)
40
FLAG
O
Not used. (Open)
41
DVDD
—
Power supply pin (+3.3 V)
42
LIMIT
I
Not used. (Fixed at L in this set)
43
XTALEN
I
Oscillation circuit ON/OFF control signal input (L: ON, H: OFF)
(Fixed at L in this set)
44
DGND
—
Ground
45
DIN
I
Not used. (Connect to DOUT in this set)
46
DOUT
O
Not used. (Connect to DIN in this set)
47
SCKIN
I
Not used. (Connect to SCKO in this set)
48
SCKO
O
Not used. (Connect to SCKIN in this set)
49
LRCKIN
I
Not used. (Connect to LRCK in this set)
SECTION 3
DIAGRAMS