AMD AX1800DMT3C User Guide - Page 49

Table 13., General AC and DC Characteristics continued, Symbol, Parameter Description, Condition

Get AMD AX1800DMT3C - Athlon XP 1.53 GHz Processor PDF manuals and user guides View all AMD AX1800DMT3C manuals
Add to My Manuals
Save this manual to your list of manuals

Page 49 highlights

24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet Table 13. General AC and DC Characteristics (continued) Symbol Parameter Description Condition Min Max Units Notes TBIT Input Time to Acquire 20.0 ns 7, 8 TRPT Input Time to Reacquire 40.0 ns 9-13 TRISE Signal Rise Time 1.0 3.0 V/ns 6 TFALL Signal Fall Time 1.0 3.0 V/ns 6 CPIN Pin Capacitance 4 12 pF TVALID Time to data valid 100 ns 14 Notes: 1. Characterized across DC supply voltage range. 2. Values specified at nominal VCC_CORE. Scale parameters between VCC_CORE minimum and VCC_CORE maximum. 3. IOL and IOH are measured at VOL max and VOH min, respectively. 4. Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins. 5. These are aggregate numbers. 6. Edge rates indicate the range over which inputs were characterized. 7. In asynchronous operation, the signal must persist for this time to enable capture. 8. This value assumes RSTCLK period is 10 ns ==> TBIT = 2*fRST. 9. The approximate value for standard case in normal mode operation. 10. This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency. 11. Reassertions of the signal within this time are not guaranteed to be seen by the core. 12. This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase. 13. This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other configurations. 14. Time to valid is for any open drain pins. See requirements 7 and 8 in Chapter 8, "Power-Up Timing Requirements," for more information. Chapter 7 Electrical Data 37

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
Chapter 7
Electrical Data
37
24309E—March 2002
AMD Athlon™ XP Processor Model 6 Data Sheet
Preliminary Information
T
BIT
Input Time to Acquire
20.0
ns
7, 8
T
RPT
Input Time to Reacquire
40.0
ns
9–13
T
RISE
Signal Rise Time
1.0
3.0
V/ns
6
T
FALL
Signal Fall Time
1.0
3.0
V/ns
6
C
P
IN
Pin Capacitance
4
12
pF
T
VALID
Time to data valid
100
ns
14
Table 13.
General AC and DC Characteristics (continued)
Symbol
Parameter Description
Condition
Min
Max
Units
Notes
Notes:
1.
Characterized across DC supply voltage range.
2.
Values specified at nominal VCC_CORE. Scale parameters between VCC_CORE minimum and VCC_CORE maximum.
3.
I
OL
and I
OH
are measured at V
OL
max and V
OH
min, respectively.
4.
Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins.
5.
These are aggregate numbers.
6.
Edge rates indicate the range over which inputs were characterized.
7.
In asynchronous operation, the signal must persist for this time to enable capture.
8.
This value assumes RSTCLK period is 10 ns ==> TBIT = 2*fRST.
9.
The approximate value for standard case in normal mode operation.
10.
This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency.
11.
Reassertions of the signal within this time are not guaranteed to be seen by the core.
12.
This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase.
13.
This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other
configurations.
14.
Time to valid is for any open drain pins. See requirements 7 and 8
in Chapter 8, “Power-Up Timing Requirements,“
for more
information.