ASRock H81M-DGS R2.0 User Manual - Page 47
DRAM Configuration, CAS# Latency tCL, Row Precharge Time tRP, RAS# Active Time tRAS, Command Rate CR
View all ASRock H81M-DGS R2.0 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 47 highlights
DRAM Configuration H81M-DGS R2.0 CAS# Latency (tCL) The time between sending a column address to the memory and the beginning of the data in response. RAS# to CAS# Delay (tRCD) The number of clock cycles required between the opening of a row of memory and accessing columns within it. Row Precharge Time (tRP) The number of clock cycles required between the issuing of the precharge command and opening the next row. RAS# Active Time (tRAS) The number of clock cycles required between a bank active command and issuing the precharge command. Command Rate (CR) The delay between when a memory chip is selected and when the first active command can be issued. Write Recovery Time (tWR) The amount of delay that must elapse after the completion of a valid write operation, before an active bank can be precharged. 43 English