ASRock X570S PG Riptide User Manual - Page 75
Infinity Fabric Frequency and Dividers
![]() |
View all ASRock X570S PG Riptide manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 75 highlights
X570S PG Riptide SoC/Uncore OC Voltage(VID) Specify the SoC/Uncore voltage (VDD_SOC) in mV to support memory and Infinity Fabric overclocking. VDD_SOC also determines the GPU voltage on processors with integrated graphics. "SoC/Uncore OC Mode" needs to be enabled to force this voltage. CLD0 VDDP Voltage Control AMD Overclocking Setup VDDP is a voltage for the DDR4 bus signaling (PHY), and it is derived from your DRAM Voltage (VDDIO_Mem). As a result, VDDP voltage in mV can approach but not exceed your DRAM Voltage. CLD0 VDDG CCD Voltage Control AMD Overclocking Setup VDDG CCD represents voltage for the data portion of the Infinity Fabric. It is derived from the CPU SoC/Uncore Voltage (VDD_SOC). VDDG can approach but not exceed VDD_SOC. CLD0 VDDG IOD Voltage Control AMD Overclocking Setup VDDG IOD represents voltage for the data portion of the Infinity Fabric. It is derived from the CPU SoC/Uncore Voltage (VDD_SOC). VDDG can approach but not exceed VDD_SOC. DRAM Information Browse the serial presence detect (SPD) for DDR4 modules. Load XMP Setting Load XMP settings to overclock the memory and perform beyond standard specifications. DRAM Frequency If [Auto] is selected, the motherboard will detect the memory module(s) inserted and assign the appropriate frequency automatically. DRAM Voltage Configure the voltage for the DRAM Voltage. Infinity Fabric Frequency and Dividers AMD Overclocking Setup Set Infinity Fabric frequency (FCLK). Auto: FCLK = MCLK. Manual: FCLK must be less than or equal to MCLK for best performance in most cases. Latency penalties are incurred if FCLK and MCLK are mismatched, but sufficiently high MCLK can negate or overcome this penalty. 69 English
![](/manual_guide/products/asrock-x570s-pg-riptide-user-manual-bf7f27d/75.png)