ASRock X570S PG Riptide User Manual - Page 75

Infinity Fabric Frequency and Dividers

Page 75 highlights

X570S PG Riptide SoC/Uncore OC Voltage(VID) Specify the SoC/Uncore voltage (VDD_SOC) in mV to support memory and Infinity Fabric overclocking. VDD_SOC also determines the GPU voltage on processors with integrated graphics. "SoC/Uncore OC Mode" needs to be enabled to force this voltage. CLD0 VDDP Voltage Control AMD Overclocking Setup VDDP is a voltage for the DDR4 bus signaling (PHY), and it is derived from your DRAM Voltage (VDDIO_Mem). As a result, VDDP voltage in mV can approach but not exceed your DRAM Voltage. CLD0 VDDG CCD Voltage Control AMD Overclocking Setup VDDG CCD represents voltage for the data portion of the Infinity Fabric. It is derived from the CPU SoC/Uncore Voltage (VDD_SOC). VDDG can approach but not exceed VDD_SOC. CLD0 VDDG IOD Voltage Control AMD Overclocking Setup VDDG IOD represents voltage for the data portion of the Infinity Fabric. It is derived from the CPU SoC/Uncore Voltage (VDD_SOC). VDDG can approach but not exceed VDD_SOC. DRAM Information Browse the serial presence detect (SPD) for DDR4 modules. Load XMP Setting Load XMP settings to overclock the memory and perform beyond standard specifications. DRAM Frequency If [Auto] is selected, the motherboard will detect the memory module(s) inserted and assign the appropriate frequency automatically. DRAM Voltage Configure the voltage for the DRAM Voltage. Infinity Fabric Frequency and Dividers AMD Overclocking Setup Set Infinity Fabric frequency (FCLK). Auto: FCLK = MCLK. Manual: FCLK must be less than or equal to MCLK for best performance in most cases. Latency penalties are incurred if FCLK and MCLK are mismatched, but sufficiently high MCLK can negate or overcome this penalty. 69 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99

English
69
X570S PG Riptide
SoC/Uncore OC Voltage(VID)
Specify the SoC/Uncore voltage (VDD_SOC) in mV to support memory and Infinity Fabric
overclocking. VDD_SOC also determines the GPU voltage on processors with integrated
graphics. “SoC/Uncore OC Mode” needs to be enabled to force this voltage.
CLD0 VDDP Voltage Control
AMD Overclocking Setup VDDP is a voltage for the DDR4 bus signaling (PHY), and it is
derived from your DRAM Voltage (VDDIO_Mem). As a result, VDDP voltage in mV can
approach but not exceed your DRAM Voltage.
CLD0 VDDG CCD Voltage Control
AMD Overclocking Setup VDDG CCD represents voltage for the data portion of the Infinity
Fabric. It is derived from the CPU SoC/Uncore Voltage (VDD_SOC). VDDG can approach
but not exceed VDD_SOC.
CLD0 VDDG IOD Voltage Control
AMD Overclocking Setup VDDG IOD represents voltage for the data portion of the Infinity
Fabric. It is derived from the CPU SoC/Uncore Voltage (VDD_SOC). VDDG can approach
but not exceed VDD_SOC.
DRAM Information
Browse the serial presence detect (SPD) for DDR4 modules.
Load XMP Setting
Load XMP settings to overclock the memory and perform beyond standard
specifications.
DRAM Frequency
If [Auto] is selected, the motherboard will detect the memory module(s) inserted
and assign the appropriate frequency automatically.
DRAM Voltage
Configure the voltage for the DRAM Voltage.
Infinity Fabric Frequency and Dividers
AMD Overclocking Setup Set Infinity Fabric frequency (FCLK). Auto: FCLK = MCLK.
Manual: FCLK must be less than or equal to MCLK for best performance in most cases.
Latency penalties are incurred if FCLK and MCLK are mismatched, but sufficiently high
MCLK can negate or overcome this penalty.