ASRock Z390 Extreme4 User Manual - Page 73

Clock Slew Rate, MRS tCCD_L

Page 73 highlights

Z390 Extreme4 Control Driving Adjust Control Driving for better signal. Default is 20. Clock Driving Adjust Clock Driving for better signal. Default is 26. DQ Slew Rate Adjust DQ Slew Rate for better signal. Default is 59. Command Slew Rate Adjust Command Slew Rate for better signal. Default is 53 for IN, 89 for 2N. Contorl Slew Rate Adjust Control Slew Rate for better signal. Default is 53. Clock Slew Rate Adjust Clock Slew Rate for better signal. Default is 53. MRS Setting MRS tCL Configure the tCL for Memory MRS MR0. MRS tWRtRTP Configure the tWRtRTP for Memory MRS MRC. MRS tCWL Configure the tCWL for Memory MRS MR2. MRS tCCD_L Configure the tCL for Memory MRS MR6. Advanced Setting ASRock Timing Optimization Configure the fast path through the MRC. Realtime Memory Timing Configure the realtime memory timings. [Enabled] The system will allow performing realtime memory timing changes after MRC_DONE. 67 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103

English
67
Z390 Extreme4
Control Driving
Adjust Control Driving for better signal. Default is 20.
Clock Driving
Adjust Clock Driving for better signal. Default is 26.
DQ Slew Rate
Adjust DQ Slew Rate for better signal. Default is 59.
Command Slew Rate
Adjust Command Slew Rate for better signal. Default is 53 for IN, 89 for 2N.
Contorl Slew Rate
Adjust Control Slew Rate for better signal. Default is 53.
Clock Slew Rate
Adjust Clock Slew Rate for better signal. Default is 53.
MRS Setting
MRS tCL
Configure the tCL for Memory MRS MR0.
MRS tWRtRTP
Configure the tWRtRTP for Memory MRS MRC.
MRS tCWL
Configure the tCWL for Memory MRS MR2.
MRS tCCD_L
Configure the tCL for Memory MRS MR6.
Advanced Setting
ASRock Timing Optimization
Configure the fast path through the MRC.
Realtime Memory Timing
Configure the realtime memory timings.
[Enabled]
°e system will allow performing realtime memory timing changes aſter
MRC_DONE.