Acer Aspire E360 Aspire T160/Aspire E360 Service Guide - Page 43

between CPU and North Bridge., Enables or disables HT Spread - software

Page 43 highlights

Parameter Err94 Enh Spread Spectrum HT Spread Spectrum SSE/SSE2 Instructions System BIOS Cacheable DRAM Configuration LDI & PCI Bus Control UMA Frame Buffer Size Description Also called Errata 94 Enhancement. Errata 94 refers to the 94th bug identified in AMD Athlon and Opteron processors. This bug affects the sequential prefetch feature in those processors. When the system clock generator pulses, the extreme values of the pulse generate excess EMI. Enabling pulse spectrum spread modulation changes the extreme values from spikes to flat curves, thus reducing EMI. This benefit may in some cases be outweighed by problems with timing-critical devices, such as a clock-sensitive SCSI device. Enables or disables HT Spread Spectrum. HT is Hyper Transport between CPU and North Bridge. This feature controls the availability of the processor's SSE and SSE2 instruction sets. When enabled, the processor's SSE and SSE2 instruction sets are enabled. Software applications can make use of those instructions to better process large amounts of data quickly. When disabled, the processor's SSE and SSE2 instruction sets are disabled. Software applications will not be able to use those instructions to process multiple data elements simultaneously. However, the processor's MMX instruction set will still be available for use. It is highly recommended that you leave this BIOS feature at the default setting of Enabled. This allows SSE- and SSE2-optimized software to make use of those instruction sets to process large amounts of data simultaneously. Selecting Enabled allows caching of the system BIOS ROM at F0000hFFFFFh, resulting in better system performance. However, if any program writes to this memory area, a system error may result. Press [Enter] to enter the setting screen to set some parameters of memory controller. Press [Enter] to enter the setting screen to set some parameters of LDI & PCI bus control. This item allows user to select the size of VGA share memory. Enabled Disabled Options Enabled Disabled Enabled Disabled Enabled Disabled Enabled Disabled [Press Enter] [Press Enter] 32, 64, 128, 256 MB Chapter 2 34

We apologize, but we cannot currently deliver this PDF manual by request of the manufacturer.

We apologize for any inconveniece.