Akai PDP4206EM Service Manual - Page 47

Akai PDP4206EM - 42" Plasma EDTV Manual

Get Akai PDP4206EM - 42inch Plasma EDTV PDF manuals and user guides
UPC - 827935510257
View all Akai PDP4206EM manuals
Add to My Manuals
Save this manual to your list of manuals

Page 47 highlights

SiI 161B PanelLink Receiver Data Sheet General Description The SiI 161B receiver uses PanelLink Digital technology to support high-resolution displays up to UXGA (25-165MHz). This receiver supports up to true color panels (24 bits per pixel, 16M colors) with both one and two pixels per clock. All PanelLink products are designed on a scaleable CMOS architecture, ensuring support for future performance enhancements while maintaining the same logical interface. System designers can be assured that the interface will be stable through a number of technology and performance generations. PanelLink Digital technology simplifies PC and display interface design by resolving many of the system level issues associated with high-speed mixed signal design, providing the system designer with a digital interface solution that is quicker to market and lower in cost. Features ® August 2002 Low Power Operation: 280mA max. current consumption at 3.3V core operation Time staggered data output for reduced ground bounce and lower EMI Sync Detect feature for Plug & Display Cable Distance Support: over 5m with twistedpair, fiber-optics ready ESD tolerant to 5kV (HBM on all pins) Compliant with DVI 1.0 (DVI is backwards ® TM TM compatible with VESA P&D , FPDI-2 and DFP) HSYNC de-jitter circuitry enables stable operation even when HSYNC contains jitter Low power standby mode Automatic entry into standby mode with clock detect circuitry Standard and Pb-free packages (see page 25).

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
SiI 161B
PanelLink
®
Receiver
August 2002
Data Sheet
General Description
Features
The
SiI 161
B receiver uses PanelLink Digital
technology to support high-resolution displays up to
UXGA (25-165MHz). This receiver supports up to true
color panels (24 bits per pixel, 16M colors) with both
one and two pixels per clock.
All PanelLink products are designed on a scaleable
CMOS architecture, ensuring support for future
performance enhancements while maintaining the
same logical interface. System designers can be
assured that the interface will be stable through a
number of technology and performance generations.
PanelLink Digital technology simplifies PC and display
interface design by resolving many of the system level
issues associated with high-speed mixed signal design,
providing the system designer with a digital interface
solution that is quicker to market and lower in cost.
•
Low Power Operation: 280mA max. current
consumption at 3.3V core operation
•
Time staggered data output for reduced ground
bounce and lower EMI
•
Sync Detect feature for Plug & Display
•
Cable Distance Support: over 5m with twisted-
pair, fiber-optics ready
•
ESD tolerant to 5kV (HBM on all pins)
•
Compliant with DVI 1.0 (DVI is backwards
compatible with VESA
®
P&D
TM
, FPDI-2
TM
and
DFP)
•
HSYNC de-jitter circuitry enables stable operation
even when HSYNC contains jitter
•
Low power standby mode
•
Automatic entry into standby mode with clock
detect circuitry
•
Standard and Pb-free packages (see page 25).