Asus DSEB-D16 SAS DSEB-D16 User's Manual for English Edition - Page 88

Chipset Configuration

Page 88 highlights

4.4.2 Chipset Configuration The Chipset configuration menu allows you to change advanced chipset settings. Select an item then press to display the sub-menu. Advanced Advanced Chipset Settings BIOS SETUP UTILITY WARNING: Setting wrong values in below sections may cause system to malfunction. Configure North Bridge features. North Bridge Configuration Intel VT-d Configuration South Bridge Configuration ←→ Select Screen ↑↓ Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit v02.61 (C)Copyright 1985-2006, American Megatrends, Inc. North Bridge Configuration The North Bridge Configuration menu allows you to change the Northbridge settings. Advanced BIOS SETUP UTILITY NorthBridge Chipset Configuration MCH Branch Mode Patrol Scrubbing Demand Scrubbing Branch Dependent Sparing Branch 0 Branch Specific Sparing Rank Interleaving Branch 1 Branch Specific Sparing Rank Interleaving MemCool Mode [Branch Interleave] [Enabled] [Disabled] [Disabled] [Enabled] [Disabled] [4:1] [Enabled] [Disabled] [4:1] [Disabled] Intel QuickData Tech. PCIe Link Speed PCIE1 Slot Payload Size PCIE3 Slot Payload Size [Enabled] [Auto] [Auto] [Auto] Sequencing: allocates address branch 0 then 1. Interleaving: interleaves branch across branches. Mirroring: mirrors branch space between branches. Single Channel: forces single ch-0. ←→ Select Screen ↑↓ Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit v02.61 (C)Copyright 1985-2006, American Megatrends, Inc. MCH Branch Mode [Branch Interleave] Allows you to select the MCH branch mode. Configuration options: [Branch Sequencing] [Branch Interleave] [Branch Mirroring] [Single Channel 0] Patrol Scrubbing [Enabled] Enables or disables the Patrol Scrubbing. Configuration options: [Disabled] [Enabled] 4-16 Chapter 4: BIOS setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200

4-16
Chapter 4: BIOS setup
v02.61 (C)Copyright 1985-2006, American Megatrends, Inc.
BIOS SETUP UTILITY
Advanced
Advanced Chipset Settings
WARNING: Setting wrong values in below sections
may cause system to malfunction.
North Bridge Configuration
Intel VT-d Configuration
South Bridge Configuration
←→
Select Screen
↑↓
Select Item
Enter Go to Sub Screen
F1
General Help
F10
Save and Exit
ESC
Exit
v02.61 (C)Copyright 1985-2006, American Megatrends, Inc.
BIOS SETUP UTILITY
Advanced
NorthBridge Chipset Configuration
MCH Branch Mode
[Branch Interleave]
Patrol Scrubbing
[Enabled]
Demand Scrubbing
[Disabled]
Branch Dependent Sparing
[Disabled]
Branch 0
[Enabled]
Branch Specific Sparing
[Disabled]
Rank Interleaving
[4:1]
Branch 1
[Enabled]
Branch Specific Sparing
[Disabled]
Rank Interleaving
[4:1]
MemCool Mode
[Disabled]
Intel QuickData Tech.
[Enabled]
PCIe Link Speed
[Auto]
PCIE1 Slot Payload Size
[Auto]
PCIE3 Slot Payload Size
[Auto]
←→
Select Screen
↑↓
Select Item
+-
Change Option
F1
General Help
F10
Save and Exit
ESC
Exit
4.4.2
Chipset Configuration
The Chipset configuration menu allows you to change advanced chipset settings.
Select an item then press <Enter> to display the sub-menu.
North Bridge Configuration
The North Bridge Configuration menu allows you to change the Northbridge
settings.
Configure North Bridge
features.
Sequencing:
allocates address
branch 0 then 1.
Interleaving:
interleaves branch
across branches.
Mirroring:
mirrors branch
space
between branches.
Single Channel:
forces single ch-0.
MCH Branch Mode [Branch Interleave]
Allows you to select the MCH branch mode.
Configuration options: [Branch Sequencing] [Branch Interleave] [Branch Mirroring]
[Single Channel 0]
Patrol Scrubbing [Enabled]
Enables or disables the Patrol Scrubbing.
Configuration options: [Disabled] [Enabled]