Asus KGPX-D24 User Guide - Page 80

NorthBridge Configuration

Page 80 highlights

5.4.2 Chipset Configuration The Chipset configuration menu allows you to change advanced chipset settings. Select an item then press to display the submenu. Advanced Advanced Chipset Settings BIOS SETUP UTILITY Options for NB NorthBridge Configuration SouthBridge Configuration SR5690 Configuration ←→ Select Screen ↑↓ Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit v02.61 (C)Copyright 1985-2010, American Megatrends, Inc. NorthBridge Configuration Advanced BIOS SETUP UTILITY NorthBrideg Chipset Configuration Memory Configuration ECC Configuration DRAM Timing Configuration Memroy Timing Parameters [CPU Node 0] Memory CLK :667 MHz, N/A CAS Latency(Tcl) :9 CLK , N/A RAS/CAS Delay(Trcd) :9 CLK , N/A Row Precharge Time(Trp):9 CLK , N/A Min Active RAS(Tras) :24 CLK, N/A RAS/RAS Delay(Trrd) :4 CLK, N/A Row Cycle (Trc) :33 CLK, N/A Read to Precharge(Trtp):5 CLK, N/A Write Recover Time(Twr):10 CLK, N/A ←→ Select Screen ↑↓ Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit v02.61 (C)Copyright 1985-2010, American Megatrends, Inc. 5-16 Chapter 5: BIOS setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116

5-16
Chapter 5: BIOS setup
v02.61 (C)Copyright 1985-2010, American Megatrends, Inc.
BIOS SETUP UTILITY
Advanced
Advanced Chipset Settings
NorthBridge Configuration
SouthBridge Configuration
SR5690 Configuration
←→
Select Screen
↑↓
Select Item
Enter Go to Sub Screen
F1
General Help
F10
Save and Exit
ESC
Exit
5.4.2
Chipset Configuration
The Chipset configuration menu allows you to change advanced chipset settings.
Select an item then press <Enter> to display the submenu.
Options for NB
NorthBridge Configuration
v02.61 (C)Copyright 1985-2010, American Megatrends, Inc.
BIOS SETUP UTILITY
Advanced
NorthBrideg Chipset Configuration
Memory Configuration
ECC Configuration
DRAM Timing Configuration
Memroy Timing Parameters
[CPU Node 0]
Memory CLK
:667 MHz, N/A
CAS Latency(Tcl)
:9 CLK , N/A
RAS/CAS Delay(Trcd)
:9 CLK , N/A
Row Precharge Time(Trp):9 CLK , N/A
Min Active RAS(Tras)
:24 CLK, N/A
RAS/RAS Delay(Trrd)
:4 CLK, N/A
Row Cycle (Trc)
:33 CLK, N/A
Read to Precharge(Trtp):5 CLK, N/A
Write Recover Time(Twr):10 CLK, N/A
←→
Select Screen
↑↓
Select Item
Enter Go to Sub Screen
F1
General Help
F10
Save and Exit
ESC
Exit