Asus P5GC-MR User Guide - Page 76
Chipset
![]() |
View all Asus P5GC-MR manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 76 highlights
4.4.4 Chipset The Chipset menu allows you to change the advanced chipset settings. Select an item then press to display the sub-menu. Advanced Advanced Chipset Settings BIOS SETUP UTILITY DRAM Frequency Configure DRAM Timing by SPD Hyper Path 3 DRAM Throttling Threshold [Auto] [Enabled] [Auto] [Auto] Manual DRAM Frequency Setting or Auto by SPD. Boot Graphic Adapter Priority [PCI Express/Int-VG] Internal Graphics Mode Select [Enabled, 8MB] Graphics memory type PEG Buffer Length Link Latency PEG Root Control Slot Power High Priority Port Select [Auto] [Auto] [Auto] [Auto] [Auto] [Disabled] Select Screen Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit DRAM Frequency [Auto] When Configure DRAM Timing by SPD is enabled, you are not allowed change the setting of this item. The motherboard automatically sets the DDR operating frequency according to the DRAM SPD. When Configure DRAM Timing by SPD is disabled, this items allows you to set the DDR operating frequency manually. Configuration options: [Auto] [533 MHz] [667 MHz] Configure DRAM Timing by SPD [Enabled] When this item is enabled, the DRAM timing parameters are set according to the DRAM SPD (Serial Presence Detect). When disabled, you can manually set the DRAM timing parameters through the DRAM sub-items. The following sub-items appear when this item is disabled. Configuration options: [Disabled] [Enabled] DRAM CAS# Latency [5] Controls the latency between the SDRAM read command and the time the data actually becomes available. Configuration options: [3] [4] [5] [6] DRAM RAS# to CAS# Delay [6 DRAM Clocks] Controls the latency between the DDR SDRAM active command and the read/write command. Configuration options: [3 DRAM Clocks] [4 DRAM Clocks] [5 DRAM Clocks] [6 DRAM Clocks] 4-22 Chapter 4: BIOS setup
![](/manual_guide/products/asus-p5gcmr-user-guide-931760a/76.png)