Asus PRIME A620-PLUS WIFI PRIME PROART TUF GAMING AMD AM5 Series BIOS Manual E - Page 68

Dram ODT impedance RTT_NOM_WR

Get Asus PRIME A620-PLUS WIFI PDF manuals and user guides View all Asus PRIME A620-PLUS WIFI manuals
Add to My Manuals
Save this manual to your list of manuals

Page 68 highlights

DDR BUS Configuration Processor CA drive strengths Specifies the Processor CA drive strengths. Configuration options: [Auto] [120.0 Ohm] [60.0 Ohm] [40.0 Ohm] [30.0 Ohm] Processor DQ drive strengths Specifies the Processor DQ drive strengths. Configuration options: [Auto] [High Impedance] [240 ohm] [120 ohm] [80 ohm] [60 ohm] [48 ohm] [40 ohm] [34.3 ohm] Processor ODT impedance Specifies the Processor ODT impedance. Configuration options: [Auto] [High Impedance] [480 ohm] [240 ohm] [160 ohm] [120 ohm] [96 ohm] [80 ohm] [68.8 ohm] [60 ohm] Dram DQ drive strengths Specifies the DRAM DQ drive strengths. Configuration options: [Auto] [48 ohm] [40 ohm] [34 ohm] Dram ODT impedance RTT_NOM_WR Specifies the DRAM ODT impedance RTT_NOM_WR. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_NOM_RD Specifies the DRAM ODT impedance RTT_NOM_RD. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_WR Specifies the DRAM ODT impedance RTT_WR. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_PARK Specifies the DRAM ODT impedance RTT_PARK. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance DQS_RTT_PARK Specifies the DRAM ODT impedance DQS_RTT_PARK. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] DDR Controller Configuration DDR Power Options Power Down Enable Allows you to enable or disable DDR power down mode. Configuration options: [Disabled] [Enabled] [Auto] Infinity Fabric Frequency and Dividers Infinity Fabric Frequency and Dividers Allows you to set Infinity Fabric Frequency (FCLK). Auto = FCLK = MCLK. Manual = FCLK must be less than MCLK for best performance in most cases. Latency penalties are incurred if FCLK and MCLK are mismatched, but sufficiently high MCLK can negate or overcome this penalty. Configuration options: [Auto] [100 MHz] - [2000 MHz] UCLK DIV1 MODE Allows you to set UCLK DIV mode. Configuration options: [Auto] [UCLK=MEMCLK] [UCLK=MEMCLK/2] 68 PRIME / ProArt / TUF GAMING AMD 600 Series BIOS Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
68
PRIME / ProArt / TUF GAMING AMD 600 Series BIOS Manual
DDR BUS Configuration
Processor CA drive strengths
Specifies the Processor CA drive strengths.
Configuration options: [Auto] [120.0 Ohm] [60.0 Ohm] [40.0 Ohm] [30.0 Ohm]
Processor DQ drive strengths
Specifies the Processor DQ drive strengths.
Configuration options: [Auto] [High Impedance] [240 ohm] [120 ohm] [80 ohm]
[60 ohm] [48 ohm] [40 ohm] [34.3 ohm]
Processor ODT impedance
Specifies the Processor ODT impedance.
Configuration options: [Auto] [High Impedance] [480 ohm] [240 ohm] [160 ohm]
[120 ohm] [96 ohm] [80 ohm] [68.8 ohm] [60 ohm]
Dram DQ drive strengths
Specifies the DRAM DQ drive strengths.
Configuration options: [Auto] [48 ohm] [40 ohm] [34 ohm]
Dram ODT impedance RTT_NOM_WR
Specifies the DRAM ODT impedance RTT_NOM_WR.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_NOM_RD
Specifies the DRAM ODT impedance RTT_NOM_RD.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_WR
Specifies the DRAM ODT impedance RTT_WR.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_PARK
Specifies the DRAM ODT impedance RTT_PARK.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance DQS_RTT_PARK
Specifies the DRAM ODT impedance DQS_RTT_PARK.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
DDR Controller Configuration
DDR Power Options
Power Down Enable
Allows you to enable or disable DDR power down mode.
Configuration options: [Disabled] [Enabled] [Auto]
Infinity Fabric Frequency and Dividers
Infinity Fabric Frequency and Dividers
Allows you to set Infinity Fabric Frequency (FCLK). Auto = FCLK = MCLK. Manual =
FCLK must be less than MCLK for best performance in most cases. Latency penalties
are incurred if FCLK and MCLK are mismatched, but sufficiently high MCLK can negate
or overcome this penalty.
Configuration options: [Auto] [100 MHz] - [2000 MHz]
UCLK DIV1 MODE
Allows you to set UCLK DIV mode.
Configuration options: [Auto] [UCLK=MEMCLK] [UCLK=MEMCLK/2]