Asus PRL-DL PRL-DL M/B User Guide - Page 22

Core specifications

Page 22 highlights

1.4.2 Core specifications 1 604-pin CPU sockets. A 604-pin surface mount, Zero Insertion Force (ZIF) socket for the Intel® Xeon™ processor with 512KB L2 cache and a 533MHz or a 400MHz system bus that allows up to 4.26GB/s or 3.2GB/s data transfer rate. 2 ServerWorks® Grand Champion SuperLite north bridge . CMICSL. The Champion Memory and I/O Controller SuperLite (CMICSL) acts as the host bridge of the Grand Champion SuperLite (GCSL) SystemSet. The GCSL device interfaces directly to the processor bus, and integrates the functions of the main memory controller and the Inter Module Bus (IMB) interface unit. The processor interface supports a 400/533 MHz Front Side Bus (FSB) providing a 3.2GB/s or 4.26GB/s bandwidth, memory bandwidth with up to 4GB registered ECC PC1600/2100 DDR DIMMs, and two high speed IMBs plus one thin IMB to connect to the south bridge CSB6. 3 24/20-pin ATX power connector. This power connector is for an ATX power supply. 4 8-pin 12V SSI power connector. This power connector is for an ATX power supply. 5 DDR DIMM sockets. These four 184-pin DIMM sockets support up to 4GB system memory using registered ECC PC1600/2100 DDR DIMMs. 6 DIP switches. This 5-switch Dual Inline Package (DIP) allows you to set the CPU external frequency. 7 ServerWorks® South Bridge, CSB6 performs as a PCI to LPC (Low Pin Count) Bridge and integrates PCI master/slave functions, DMA controller, ATA100 IDE interface, USB contoller, SMBus host, ACPI and other integral functions. 8 IDE connectors. These dual-channel bus master IDE connectors support up to four Ultra DMA/100/66, PIO Modes 3 & 4 IDE devices. Both the primary (blue) and secondary (blue) connectors are slotted to prevent incorrect insertion of the IDE ribbon cable. 9 Front USB header. A Front USB header is available for additional USB port connectors. 1-8 Chapter 1: Product introduction

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114

1-8
Chapter 1: Product introduction
604-pin CPU sockets.
A 604-pin surface mount, Zero Insertion
Force (ZIF) socket for the Intel
®
Xeon™ processor with 512KB L2
cache and a 533MHz or a 400MHz system bus that allows up to
4.26GB/s or 3.2GB/s data transfer rate.
ServerWorks
®
Grand Champion SuperLite north bridge .
CMIC-
SL
. The Champion Memory and I/O Controller SuperLite (CMIC-
SL) acts as the host bridge of the Grand Champion SuperLite
(GCSL) SystemSet. The GCSL device interfaces directly to the
processor bus, and integrates the functions of the main memory
controller and the Inter Module Bus (IMB) interface unit. The
processor interface supports a 400/533 MHz Front Side Bus (FSB)
providing a 3.2GB/s or 4.26GB/s bandwidth, memory bandwidth
with up to 4GB registered ECC PC1600/2100 DDR DIMMs, and
two high speed IMBs plus one thin IMB to connect to the south
bridge CSB6.
24/20-pin ATX power connector.
This power connector is for an
ATX power supply.
8-pin 12V SSI power connector.
This power connector is for an
ATX power supply.
DDR DIMM sockets.
These four 184-pin DIMM sockets support up
to 4GB system memory using registered ECC PC1600/2100 DDR
DIMMs.
DIP switches.
This 5-switch Dual Inline Package (DIP) allows you
to set the CPU external frequency.
ServerWorks
®
South Bridge,
CSB6
performs as a PCI to LPC
(Low Pin Count) Bridge and integrates PCI master/slave functions,
DMA controller, ATA100 IDE interface, USB contoller, SMBus host,
ACPI and other integral functions.
IDE connectors.
These dual-channel bus master IDE connectors
support up to four Ultra DMA/100/66, PIO Modes 3 & 4 IDE
devices. Both the primary (blue) and secondary (blue) connectors
are slotted to prevent incorrect insertion of the IDE ribbon cable.
Front USB header.
A Front USB header is available for additional
USB port connectors.
9
8
7
6
5
4
3
2
1
1.4.2
Core specifications