Biostar A785G3 Bios Setup - Page 27

SouthBridge Configuration

Get Biostar A785G3 PDF manuals and user guides View all Biostar A785G3 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 27 highlights

A785G3/A780L3/A780L3G BIOS Manual SouthBridge Configuration BIOS S ETUP UTILITY Chips et South Bridge Chipse t Configurat ion SB710 CIMx Verison : 4.7.0 OHCI HC(Bus 0 Dev 18 Fn o) OHCI HC(Bus 0 Dev 18 Fn 1) EHCI HC(Bus 0 Dev 18 Fn 2) OHCI HC(Bus 0 Dev 19 Fn 0) OHCI HC(Bus 0 Dev 19 Fn 1) EHCI HC(Bus 0 Dev 19 Fn 2) OHCI HC(Bus 0 Dev 20 Fn 5) [ Enabled] [ Enabled] [ Enabled] [ Enabled] [ Enabled] [ Enabled] [ Enabled] OnChi p SATA Channe l OnChi p SATA Type Optio n ROM POST De lay [ Enabled] [ Native IDE] [ Disabled] Power Saving Featu res [ Disabled] Options Disa bled Enab led S elect Screen S elect Item En terG o to Sub Scr een F1 G eneral Help F1 0 S ave and Exit ES C E xit vxx.xx (C)C opyright 198 5-200x, Amer ican Megatre nds, Inc. OHCI HC(Bus 0 Dev 18/19/20 Fn 0/1/5) T his item allows you to control OHCI host controller. (USB 1.1 Device) Options: Enabled (Default) / Disabled EHCI HC(Bus 0 Dev 18/19 Fn 2) T his item allows you to control EHCI host controller. (USB 2.0 Device) Options: Enabled (Default) / Disabled OnChip SATA Channel T his option allows you to enable the on-chip Serial AT A. Options: Enabled (Default) / Disabled OnChip SATA Type T his option allows you to select the on-chip Serial AT A operation mode. Options: Native IDE (Default) / RAID / AHCI / Legacy IDE / IDEÆAHCI Option ROM POST Delay Options: Disabled (Default) / 1 Second / 2 ~ 7 Seconds 26

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
A785G3/A780L3/A780L3G BIOS Manual
26
SouthBridge Configuration
BIOS SETUP UTILITY
Chipset
vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc.
Select Screen
Select Item
Go to Sub Screen
General Help
Save and Exit
Exit
Enter
F1
F10
ESC
OHCI HC(Bus 0 Dev 18 Fn o)
[Enabled]
SouthBridge Chipset Configuration
SB710 CIMx Verison: 4.7.0
OHCI HC(Bus 0 Dev 18 Fn 1)
[Enabled]
EHCI HC(Bus 0 Dev 18 Fn 2)
[Enabled]
OHCI HC(Bus 0 Dev 19 Fn 0)
[Enabled]
OHCI HC(Bus 0 Dev 19 Fn 1)
[Enabled]
EHCI HC(Bus 0 Dev 19 Fn 2)
[Enabled]
OHCI HC(Bus 0 Dev 20 Fn 5)
[Enabled]
OnChip SATA Channel
[Enabled]
OnChip SATA Type
[Native IDE]
Option ROM POST Delay
[Disabled]
Power Saving Features
[Disabled]
Options
Disabled
Enabled
OHCI HC(Bus 0 Dev 18/19/20 Fn 0/1/5)
This item allows you to control OHCI host controller. (USB 1.1 Device)
Options:
Enabled (Default) / Disabled
EHCI HC(Bus 0 Dev 18/19 Fn 2)
This item allows you to control EHCI host controller. (USB 2.0 Device)
Options:
Enabled (Default) / Disabled
OnChip SATA Channel
This option allows you to enable the on-chip Serial ATA.
Options:
Enabled (Default) / Disabled
OnChip SATA Type
This option allows you to select the on-chip Serial ATA operation mode.
Options:
Native IDE (Default) / RAID / AHCI / Legacy IDE / IDE
AHCI
Option ROM POST Delay
Options:
Disabled (Default) / 1 Second / 2 ~ 7 Seconds