Gigabyte GA-P75-D3 User Manual - Page 38

Rank Interleaving

Page 38 highlights

& Rank Interleaving Enables or disables memory rank interleaving. Enabled allows the system to simultaneously access different ranks of the memory to increase memory performance and stability. Auto lets the BIOS automatically configure this setting. (Default: Auto) ` Channel A/B Timing Settings This sub-menu provides memory timing settings for each channel of memory. The respective timing setting screens are configurable only when DRAM Timing Selectable is set to Quick or Expert. Note: Your system may become unstable or fail to boot after you make changes on the memory timings. If this occurs, please reset the board to default values by loading optimized defaults or clearing the CMOS values. BIOS Setup - 38 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88

BIOS Setup
- 38 -
Rank Interleaving
&
Enables or disables memory rank interleaving.
Enabled
allows the system to simultaneously access
different ranks of the memory to increase memory performance and stability.
Auto
lets the BIOS
automatically con
gure this setting. (Default: Auto)
This sub-menu provides memory timing settings for each channel of memory. The respective timing setting
screens are con
gurable only when
DRAM Timing Selectable
is set to
Quick
or
Expert
. Note: Your system
may become unstable or fail to boot after you make changes on the memory timings. If this occurs, please
reset the board to default values by loading optimized defaults or clearing the CMOS values.
Channel A/B Timing Settings
`