Intel DH61AGL Technical Product Specification - Page 23

LVDS Interface, 5.2.3.2, Configuration Modes

Get Intel DH61AGL PDF manuals and user guides View all Intel DH61AGL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 23 highlights

Product Description 1.5.2.3.1 LVDS Interface The LVDS flat panel display interface supports the following: • 1920 x 1200 @ 60 Hz resolution • Single-channel and dual-channel interface, up to 135 MHz clock rate 18 bpp and 24 bpp (VESA* and JEIDA mappings) color depth support • Multiple EDID data source capability (panel, predefined, and custom payloads) • 5 V flat panel display voltage with up to 3 A current • 19 V backlight inverter voltage with up to 3 A current • Backlight inverter signal redundancy on dedicated header as well as LVDS connector (for discrete inverter or panel-integrated inverter support using a single cable) • Flat panel brightness control via front panel button input as well as Windows* 7 and Windows 8 "Screen brightness" adjustment slider • Spread-spectrum control 1.5.2.3.2 Configuration Modes For monitors attached to the HDMI ports video modes supported by this board are based on the Extended Display Identification Data (EDID) protocol. Video mode configuration for LVDS displays is supported as follows: • Automatic panel identification via Extended Display Identification Data (EDID) for panels with onboard EDID support • Panel selection from common predefined panel types (without onboard EDID) • Custom EDID payload installation for ultimate parameter flexibility, allowing custom definition of EDID data on panels without onboard EDID In addition, BIOS setup provides the following configuration parameters for internal flat panel displays: • All-In-One Chassis: allows the system integrator to choose between various All-In- One chassis profiles for one step configuration of display panel settings. • Flat Panel Configuration Changes: allows the system integrator to "lock" critical settings of the LVDS configuration to avoid end users potentially rendering the display unusable. • Screen Brightness: allows the end user to set the screen brightness for the display effective through the Power-On Self Test stage (such as while showing the splash screen image and BIOS setup). Windows 7 and Windows 8 will ignore this setting in favor of the native "screen brightness" control provided by the operating system. • LVDS Interface Type: allows the system integrator to select whether the LVDS panel is a single-channel or dual-channel display. • Color Depth: allows the system integrator to select whether the panel is 24 bpp with VESA color mapping, 24 bpp with JEIDA color mapping, or 18 bpp. • Inverter Frequency and Polarity: allows the system integrator to set the operating frequency and polarity of the panel inverter board. • Maximum and Minimum Inverter Current Limit (%): allows the system integrator to set maximum PWM%, as appropriate, according to the power requirements of the internal flat panel display and the selected inverter board. 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
Product Description
23
1.5.2.3.1
LVDS Interface
The LVDS flat panel display interface supports the following:
•
1920 x 1200 @ 60 Hz resolution
•
Single-channel and dual-channel interface, up to 135 MHz clock rate 18 bpp and
24 bpp (VESA* and JEIDA mappings) color depth support
•
Multiple EDID data source capability (panel, predefined, and custom payloads)
•
5 V flat panel display voltage with up to 3 A current
•
19 V backlight inverter voltage with up to 3 A current
•
Backlight inverter signal redundancy on dedicated header as well as LVDS
connector (for discrete inverter or panel-integrated inverter support using a single
cable)
•
Flat panel brightness control via front panel button input as well as Windows* 7
and Windows 8 “Screen brightness” adjustment slider
•
Spread-spectrum control
1.5.2.3.2
Configuration Modes
For monitors attached to the HDMI ports video modes supported by this board are
based on the Extended Display Identification Data (EDID) protocol.
Video mode configuration for LVDS displays is supported as follows:
•
Automatic panel identification via Extended Display Identification Data (EDID) for
panels with onboard EDID support
•
Panel selection from common predefined panel types (without onboard EDID)
•
Custom EDID payload installation for ultimate parameter flexibility, allowing
custom definition of EDID data on panels without onboard EDID
In addition, BIOS setup provides the following configuration parameters for internal
flat panel displays:
•
All-In-One Chassis: allows the system integrator to choose between various All-In-
One chassis profiles for one step configuration of display panel settings.
•
Flat Panel Configuration Changes: allows the system integrator to “lock” critical
settings of the LVDS configuration to avoid end users potentially rendering the
display unusable.
•
Screen Brightness: allows the end user to set the screen brightness for the display
effective through the Power-On Self Test stage (such as while showing the splash
screen image and BIOS setup).
Windows 7 and Windows 8 will ignore this setting
in favor of the native “screen brightness” control provided by the operating system.
•
LVDS Interface Type: allows the system integrator to select whether the LVDS
panel is a single-channel or dual-channel display.
•
Color Depth: allows the system integrator to select whether the panel is 24 bpp
with VESA color mapping, 24 bpp with JEIDA color mapping, or 18 bpp.
•
Inverter Frequency and Polarity: allows the system integrator to set the operating
frequency and polarity of the panel inverter board.
•
Maximum and Minimum Inverter Current Limit (%): allows the system integrator
to set maximum PWM%, as appropriate, according to the power requirements of
the internal flat panel display and the selected inverter board.