Intel DH61AGL Technical Product Specification - Page 25

Real-Time Clock Subsystem, Legacy I/O Controller

Get Intel DH61AGL PDF manuals and user guides View all Intel DH61AGL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 25 highlights

Product Description 1.5.4 SATA Interfaces The board provides two SATA connectors, through the PCH, which support one device each. The PCH provides independent SATA ports with a theoretical maximum transfer rate of 3.0 Gb/s. A point-to-point interface is used for host-to-device connections. The PCH supports the Serial ATA Specification, Revision 3.0. The PCH also supports several optional sections of the Serial ATA II: Extensions to Serial ATA 1.0 Specification, Revision 1.0 (AHCI support is required for some elements). The underlying SATA functionality is transparent to the operating system. The SATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In native mode, standard PCI Conventional bus resource steering is used. Native mode is the preferred mode for configurations using the Windows operating systems. For information about The location of the SATA connectors Refer to Figure 12, page 43 1.6 Real-Time Clock Subsystem A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to ± 13 minutes/year at 25 ºC with 3.3 VSB applied. NOTE If the battery and AC power fail, date and time values will be reset and the user will be notified during the POST. When the voltage drops below a certain level, the BIOS Setup program settings stored in CMOS RAM (for example, the date and time) might not be accurate. Replace the battery with an equivalent one. Figure 1 on page 13 shows the location of the battery. 1.7 Legacy I/O Controller The I/O controller provides the following features: • Serial IRQ interface compatible with serialized IRQ support for PCI Express systems • Intelligent power management, including a programmable wake-up event interface • Fan control The BIOS Setup program provides configuration options for the I/O controller. 25

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
Product Description
25
1.5.4
SATA Interfaces
The board provides two SATA connectors, through the PCH, which support one device
each.
The PCH provides independent SATA ports with a theoretical maximum transfer rate of
3.0 Gb/s.
A point-to-point interface is used for host-to-device connections.
The PCH supports the Serial ATA Specification, Revision 3.0. The PCH also supports
several optional sections of the Serial ATA II: Extensions to Serial ATA 1.0
Specification, Revision 1.0 (AHCI support is required for some elements).
The underlying SATA functionality is transparent to the operating system.
The SATA
controller can operate in both legacy and native modes.
In legacy mode, standard IDE
I/O and IRQ resources are assigned (IRQ 14 and 15).
In native mode, standard PCI
Conventional bus resource steering is used.
Native mode is the preferred mode for
configurations using the Windows operating systems.
For information about
Refer to
The location of the SATA connectors
Figure 12, page 43
1.6
Real-Time Clock Subsystem
A coin-cell battery (CR2032) powers the real-time clock and CMOS memory.
When
the computer is not plugged into a wall socket, the battery has an estimated life of
three years.
When the computer is plugged in, the standby current from the power
supply extends the life of the battery.
The clock is accurate to
±
13 minutes/year at
25 ºC with 3.3 VSB applied.
NOTE
If the battery and AC power fail, date and time values will be reset and the user will be
notified during the POST.
When the voltage drops below a certain level, the BIOS Setup program settings stored
in CMOS RAM (for example, the date and time) might not be accurate.
Replace the
battery with an equivalent one.
Figure 1 on page 13 shows the location of the battery.
1.7
Legacy I/O Controller
The I/O controller provides the following features:
•
Serial IRQ interface compatible with serialized IRQ support for PCI Express systems
•
Intelligent power management, including a programmable wake-up event interface
•
Fan control
The BIOS Setup program provides configuration options for the I/O controller.