Intel DP43BF Product Guide - Page 37

Three DIMMs, Dual Channel Memory Configuration with Four DIMMs

Page 37 highlights

Installing and Replacing Desktop Board Components If additional memory is to be used, install another matched pair of DIMMs in DIMM 1 (black) in channels A and B (see Figure 14). Figure 14. Dual Channel Memory Configuration with Four DIMMs Three DIMMs If you want to use three DIMMs in a dual-channel configuration, install a matched pair of DIMMs equal in speed and size in the DIMM 0 (blue) socket of channel A and the DIMM 0 (blue) socket of channel B. Install the third DIMM in the DIMM 1 (black) socket of either channel A or channel B (see Figure 15). Figure 15. Dual Channel Memory Configuration with Three DIMMs NOTE All other memory configurations will result in single channel memory operation. 37

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78

Installing and Replacing Desktop Board Components
37
If additional memory is to be used, install another matched pair of DIMMs in DIMM 1
(black) in channels A and B (see Figure 14).
Figure 14.
Dual Channel Memory Configuration with Four DIMMs
Three DIMMs
If you want to use three DIMMs in a dual-channel configuration, install a matched pair
of DIMMs equal in speed and size in the DIMM 0 (blue) socket of channel A and the
DIMM 0 (blue) socket of channel B.
Install the third DIMM in the DIMM 1 (black)
socket of either channel A or channel B (see Figure 15).
Figure 15.
Dual Channel Memory Configuration with Three DIMMs
NOTE
All other memory configurations will result in single channel memory operation.