Intel E5345 Data Sheet - Page 32

Quad-Core Intel® Xeon® Processor X5300 Series V, Static

Get Intel E5345 - Xeon 2.33 GHz 8M L2 Cache 1333MHz FSB LGA771 Active Quad-Core Processor PDF manuals and user guides
UPC - 735858191418
View all Intel E5345 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 32 highlights

Electrical Specifications Figure 2-5. Quad-Core Intel® Xeon® Processor X5300 Series VCC Static and Transient Tolerance Load Lines Vcc [V] 0 V ID - 0.000 Icc [A] 5 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 105 110 115 120 125 V ID - 0.020 V ID - 0.040 V ID - 0.060 VCC M axim um V ID - 0.080 V ID - 0.100 V ID - 0.120 V ID - 0.140 V ID - 0.160 V ID - 0.180 VCC T ypical VCC M inim um V ID - 0.200 Notes: 1. The VCC_MIN and VCC_MAX loadlines represent static and transient limits. Please see Section 2.13.2 for VCC overshoot specifications. 2. Refer to Table 2-12 for processor VID information. 3. Refer to Table 2-13 for VCCStatic and Transient Tolerance 4. The load lines specify voltage limits at the die measured at the VCC_DIE_SENSE and VSS_DIE_SENSE lands and the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Voltage regulation feedback for voltage regulator circuits must also be taken from processor VCC_DIE_SENSE and VSS_DIE_SENSE lands and VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Please refer to the appropriate platform design guide for details on VR implementation. Table 2-14. AGTL+ Signal Group Specifications Symbol Parameter Min Typ Max Units Notes1 VIL Input Low Voltage -0.10 0 GTLREF-0.10 V VIH Input High Voltage GTLREF+0.10 VTT VTT+0.10 V VOH Output High Voltage VTT - 0.10 N/A VTT V RON Buffer On Resistance 10.00 11.50 13.00 W ILI Input Leakage Current N/A N/A +/- 200 μA 2,4,6 3,6 4,6 5 7,8 Notes: 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value. 3. VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value. 4. VIH and VOH may experience excursions above VTT. However, input signal drivers must comply with the signal quality specifications. 5. This is the pull down driver resistance. Refer to processor I/O Buffer Models for I/V characteristics. Measured at 0.31*VTT. RON (min) = 0.225*RTT. RON (typ) = 0.250*RTT. RON (max) = 0.275*RTT. 6. GTLREF should be generated from VTT with a 1% tolerance resistor divider. The VTT referred to in these specifications is the instantaneous VTT. 7. Specified when on-die RTT and RON are turned off. VIN between 0 and VTT. 8. This is the measurement at the pin. 32 Quad-Core Intel® Xeon® Processor 5300 Series Datasheet

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
Electrical Specifications
32
Quad-Core Intel® Xeon® Processor 5300 Series Datasheet
Notes:
1.
The V
CC_MIN
and V
CC_MAX
loadlines represent static and transient limits. Please see
Section 2.13.2
for VCC
overshoot specifications.
2.
Refer to
Table 2-12
for processor VID information.
3.
Refer to
Table 2-13
for V
CC
Static and Transient Tolerance
4.
The load lines specify voltage limits at the die measured at the VCC_DIE_SENSE and VSS_DIE_SENSE
lands and the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Voltage regulation feedback for voltage
regulator circuits must also be taken from processor VCC_DIE_SENSE and VSS_DIE_SENSE lands and
VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Please refer to the appropriate platform design guide for
details on VR implementation.
Notes:
1.
Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.
V
IL
is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low
value.
3.
V
IH
is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high
value.
4.
V
IH
and V
OH
may experience excursions above V
TT
. However, input signal drivers must comply with the
signal quality specifications.
5.
This is the pull down driver resistance. Refer to processor I/O Buffer Models for I/V characteristics.
Measured at 0.31*V
TT
. R
ON
(min) = 0.225*R
TT
. R
ON
(typ) = 0.250*R
TT
. R
ON
(max) = 0.275*R
TT
.
6.
GTLREF should be generated from V
TT
with a 1% tolerance resistor divider. The V
TT
referred to in these
specifications is the instantaneous V
TT
.
7.
Specified when on-die R
TT
and R
ON
are turned off. V
IN
between 0 and V
TT
.
8.
This is the measurement at the pin.
Figure 2-5.
Quad-Core Intel® Xeon® Processor X5300 Series V
CC
Static and
Transient Tolerance Load Lines
VID - 0.000
VID - 0.020
VID - 0.040
VID - 0.060
VID - 0.080
VID - 0.100
VID - 0.120
VID - 0.140
VID - 0.160
VID - 0.180
VID - 0.200
0
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
Icc [A]
Vcc [V]
V
CC
Maximum
V
CC
Typical
V
CC
Minimum
Table 2-14.
AGTL+ Signal Group Specifications
Symbol
Parameter
Min
Typ
Max
Units
Notes
1
V
IL
Input Low Voltage
-0.10
0
GTLREF-0.10
V
2,4,6
V
IH
Input High Voltage
GTLREF+0.10
V
TT
V
TT
+0.10
V
3,6
V
OH
Output High Voltage
V
TT
- 0.10
N/A
V
TT
V
4,6
R
ON
Buffer On Resistance
10.00
11.50
13.00
W
5
I
LI
Input Leakage Current
N/A
N/A
+/- 200
μ
A
7,8