Intel S5000XVNSATA Product Specification - Page 23

Intel, 5000X Memory Controller Hub MCH

Page 23 highlights

Functional Architecture Intel® Workstation Board S5000XVN TPS 3.1 Intel® 5000X Memory Controller Hub (MCH) The Memory Controller Hub (MCH) is a single 1432-pin FCBGA package, which includes the following core platform functions: ƒ System Bus Interface for the processor subsystem ƒ Memory Controller ƒ PCI-Express Ports including the Enterprise South Bridge Interface (ESI) ƒ FBD Thermal Management ƒ SMBUS Interface This section provides a high-level overview of some of these core functions as they pertain to this workstation board. You can obtain additional information from the Intel S5000 Server Board Family Datasheet and the Intel 5000 Series Chipset Memory Controller Hub Datasheet. 3.1.1 System Bus Interface The MCH is configured for symmetric multi-processing across two independent front side bus (FSB) interfaces that connect to the Intel® Xeon® processors. Each front side bus on the MCH uses a 64-bit wide 667, 1066, or 1333 MHz data bus. The 1333-MHz data bus is capable of transferring data at up to 10.66 GB/s. The MCH supports a 36-bit wide address bus, capable of addressing up to 64 GB of memory. The MCH is the priority agent for both front side bus interfaces, and is optimized for one processor on each bus. 3.1.2 Processor Support The workstation board supports one or two Intel® Xeon® processors 5000 sequence with system bus speeds of 667 MHz, 1066 MHz, and1333 MHz, and core frequencies starting at 2.66 GHz. This workstation board does not support previous generations of the Intel® Xeon® processor. Note: Only Intel® Xeon® processors 5000 Sequence that support system bus speeds of 667 MHz, 1066 MHz, and 1333 MHz are supported on this workstation board. For a list of supported processors, refer to the following table. Processor Family Intel® Xeon® Processor Intel® Xeon® Processor Intel® Xeon® Processor 5030 Intel® Xeon® Processor 5050 Intel® Xeon® Processor 5060 Intel® Xeon® Processor 5063 Intel® Xeon® Processor 5080 Intel® Xeon® Processor 5110 Intel® Xeon® Processor 5120 Intel® Xeon® Processor 5130 Intel® Xeon® Processor 5140 Table 2. Processor Support Matrix System Bus Speed 533 MHz 800 MHz 667 MHz 667 MHz 1066 MHz 1066 MHz 1066 MHz 1066 MHz 1066 MHz 1333 MHz 1333 MHz Core Frequency All All 2.66 3.0 GHz 3.2 GHz 3.2 GHz 3.73 GHz 1.60 GHz 1.86 GHz 2.00 GHz 2.33 GHz Cache 2 MB 2 MB 2 MB 2 MB 2 MB 4 MB 4 MB 4 MB 4 MB Watts Support No No 95 Yes 95 Yes 130 Yes 95 Yes 130 Yes 65 Yes 65 Yes 65 Yes 65 Yes 14 Revision 1.5 Intel order number: D66403-006

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107

Functional Architecture
Intel® Workstation Board S5000XVN TPS
Revision 1.5
Intel order number: D66403-006
14
3.1
Intel
®
5000X Memory Controller Hub (MCH)
The Memory Controller Hub (MCH) is a single 1432-pin FCBGA package, which includes the
following core platform functions:
±
System Bus Interface for the processor subsystem
±
Memory Controller
±
PCI-Express Ports including the Enterprise South Bridge Interface (ESI)
±
FBD Thermal Management
±
SMBUS Interface
This section provides a high-level overview of some of these core functions as they pertain to
this workstation board. You can obtain additional information from the
Intel S5000 Server Board
Family Datasheet
and the
Intel 5000 Series Chipset Memory Controller Hub Datasheet.
3.1.1
System Bus Interface
The MCH is configured for symmetric multi-processing across two independent front side bus
(FSB) interfaces that connect to the Intel
®
Xeon
®
processors. Each front side bus on the MCH
uses a 64-bit wide 667, 1066, or 1333 MHz data bus. The 1333-MHz data bus is capable of
transferring data at up to 10.66 GB/s. The MCH supports a 36-bit wide address bus, capable of
addressing up to 64 GB of memory. The MCH is the priority agent for both front side bus
interfaces, and is optimized for one processor on each bus.
3.1.2
Processor Support
The workstation board supports one or two Intel
®
Xeon
®
processors 5000 sequence with system
bus speeds of 667 MHz, 1066 MHz, and1333 MHz, and core frequencies starting at 2.66 GHz.
This workstation board does not support previous generations of the Intel
®
Xeon
®
processor.
Note:
Only Intel
®
Xeon
®
processors 5000 Sequence that support system bus speeds of 667
MHz, 1066 MHz, and 1333 MHz are supported on this workstation board. For a list of supported
processors, refer to the following table.
Table 2. Processor Support Matrix
Processor Family
System Bus Speed
Core Frequency
Cache
Watts
Support
Intel
®
Xeon
®
Processor
533 MHz
All
No
Intel
®
Xeon
®
Processor
800 MHz
All
No
Intel
®
Xeon
®
Processor 5030
667 MHz
2.66
2 MB
95
Yes
Intel
®
Xeon
®
Processor 5050
667 MHz
3.0 GHz
2 MB
95
Yes
Intel
®
Xeon
®
Processor 5060
1066 MHz
3.2 GHz
2 MB
130
Yes
Intel
®
Xeon
®
Processor 5063
1066 MHz
3.2 GHz
2 MB
95
Yes
Intel
®
Xeon
®
Processor 5080
1066 MHz
3.73 GHz
2 MB
130
Yes
Intel
®
Xeon
®
Processor 5110
1066 MHz
1.60 GHz
4 MB
65
Yes
Intel
®
Xeon
®
Processor 5120
1066 MHz
1.86 GHz
4 MB
65
Yes
Intel
®
Xeon
®
Processor 5130
1333 MHz
2.00 GHz
4 MB
65
Yes
Intel
®
Xeon
®
Processor 5140
1333 MHz
2.33 GHz
4 MB
65
Yes