LG KG200 Service Manual - Page 61

Memory, PIN NAMES

Get LG KG200 - LG Cell Phone 60 MB PDF manuals and user guides View all LG KG200 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 61 highlights

5. Circuit Diagrams Memory PIN NAMES A0 to A22 DQ0 to DQ15 I/O1 to I/O8 CE1ps, CE2ps CEf CEn OE WE REn WEn LB , UB CLE ALE WP/ACC WPn RESET RY/BYf RY/BYn VCCps VCCf VCCn VSS NC Address inputs for Pseudo SRAM & Nor Flash Memory Data inputs / outputs for Pseudo SRAM & Nor Flash Memory Data inputs / outputs for Nand E2PROM Chip enable inputs for Pseudo SRAM Chip enable input for Nor Flash Memory Chip enable input for Nand E2PROM Output enable input for Pseudo SRAM & Nor Flash Memory Write enable input for Pseudo SRAM & Nor Flash Memory Read enable input for Nand E2PROM Write enable input for Nand E2PROM Data vyte control inputs for Pseudo SRAM Command latch enable input for Nand E2PROM Address latch enable input for Nand E2PROM Write protect / program acceleration input for Nor Flash Memory Write protect input for Nand E2PROM Hardware reset input for Nor Flash Memory Ready / Busy output for Nor Flash Memory Ready / Busy output for Nand E2PROM Power supply for Pseudo SRAM Power supply for Nor Flash Memory Power supply for Nand E2PROM Ground Not connected - 62 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
5. Circuit Diagrams
- 62 -
Memory
PIN NAMES
A0 to A22
Address inputs for Pseudo SRAM & Nor Flash Memory
DQ0 to DQ15
Data inputs / outputs for Pseudo SRAM & Nor Flash Memory
I/O1 to I/O8
Data inputs / outputs for Nand E
2
PROM
CE1ps
, CE2ps
Chip enable inputs for Pseudo SRAM
CEf
Chip enable input for Nor Flash Memory
CEn
Chip enable input for Nand E
2
PROM
OE
Output enable input for Pseudo SRAM & Nor Flash Memory
WE
Write enable input for Pseudo SRAM & Nor Flash Memory
REn
Read enable input for Nand E
2
PROM
WEn
Write enable input for Nand E
2
PROM
LB , UB
Data vyte control inputs for Pseudo SRAM
CLE
Command latch enable input for Nand E
2
PROM
ALE
Address latch enable input for Nand E
2
PROM
WP
/ACC
Write protect / program acceleration input for Nor Flash Memory
WPn
Write protect input for Nand E
2
PROM
RESET
Hardware reset input for Nor Flash Memory
RY/
BYf
Ready / Busy output for Nor Flash Memory
RY/
BYn
Ready / Busy output for Nand E
2
PROM
VCCps
Power supply for Pseudo SRAM
VCCf
Power supply for Nor Flash Memory
VCCn
Power supply for Nand E
2
PROM
VSS
Ground
NC
Not connected