LG KU250 Service Manual - Page 38

MSM6245 device audio processing features, 8.7. MSM6245 microprocessor subsystem, 8.8. Supported

Page 38 highlights

3. TECHNICAL BRIEF 3.8.6. MSM6245 device audio processing features ■ Integrated wideband stereo CODEC ❏ 16-bit DAC with typical 88 dB dynamic range ❏ Supports sampling rates up to 48 kHz on the speaker path and 16 kHz on the microphone path ■ VR- Voice mail + voice memo ■ Acoustic echo cancellation ■ Audio AGC ■ Audio Codecs: AMR-NB, AAC, AAC Plus, Enhanced AAC Plus, Windows Audio v9, Real Audio 8 (G2) ■ Internal vocoder supporting AMR, FR, EFR, and HR 3.8.7. MSM6245 microprocessor subsystem ■ Industry standard ARM926EJ-S embedded microprocessor subsystem ❏ 16 kB instruction and 16 kB data cache ❏ Instruction set compatible with ARM7TDMI® ❏ ARM version 5TEJ instructions ❏ Higher performance 5 stage pipeline, Harvard cached architecture ❏ Higher internal CPU clock rate with on-chip cache ■ Java hardware acceleration ■ Enhanced memory support ❏ 75 MHz and 90 MHz bus clock for SDRAM ❏ 32-bit SDRAM ❏ Dual memory buses separating the high-speed memory subsystem (EBI1) from low-speed peripherals (EBI2) such as LCD panels ❏ 1.8 memory interface support for EBI1 and 1.8 V or 2.6 V memory interface support EBI2 ❏ NAND FLASH memory interface - 8/16-bit data I/O width NAND flash support - 1- or 4-bit ECC - 512-byte/2KB page-size support - 2 chip selects supported for NAND Flash ❏ Boot from NAND ❏ Low-power SDRAM (LP-SDRAM) interface ■ Internal watchdog and sleep timers 3.8.8. Supported interface features ■ USB On-the-Go core supports both slave and host functionality ■ Three universal asynchronous receiver transmitter (UART) serial ports ■ USIM controller (via UART) ■ Integrated 4-bit secure digital (SD) controller for SD and Mini SD cards ■ Parallel LCD interface ■ General-purpose I/O pins ■ External keypad interface - 39 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175

3. TECHNICAL BRIEF
- 39 -
3.8.6. MSM6245 device audio processing features
Integrated wideband stereo CODEC
16-bit DAC with typical 88 dB dynamic range
Supports sampling rates up to 48 kHz on the speaker path and 16 kHz on the microphone path
VR- Voice mail + voice memo
Acoustic echo cancellation
Audio AGC
Audio Codecs: AMR-NB, AAC, AAC Plus, Enhanced AAC Plus, Windows Audio v9, Real Audio 8
(G2)
Internal vocoder supporting AMR, FR, EFR, and HR
3.8.7. MSM6245 microprocessor subsystem
Industry standard ARM926EJ-S embedded microprocessor subsystem
16 kB instruction and 16 kB data cache
Instruction set compatible with ARM7TDMI®
ARM version 5TEJ instructions
Higher performance 5 stage pipeline, Harvard cached architecture
Higher internal CPU clock rate with on-chip cache
Java hardware acceleration
Enhanced memory support
75 MHz and 90 MHz bus clock for SDRAM
32-bit SDRAM
Dual memory buses separating the high-speed memory subsystem (EBI1) from low-speed
peripherals (EBI2) such as LCD panels
1.8 memory interface support for EBI1 and 1.8 V or 2.6 V memory interface support EBI2
NAND FLASH memory interface
- 8/16-bit data I/O width NAND flash support
- 1- or 4-bit ECC
- 512-byte/2KB page-size support
- 2 chip selects supported for NAND Flash
Boot from NAND
Low-power SDRAM (LP-SDRAM) interface
Internal watchdog and sleep timers
3.8.8. Supported interface features
USB On-the-Go core supports both slave and host functionality
Three universal asynchronous receiver transmitter (UART) serial ports
USIM controller (via UART)
Integrated 4-bit secure digital (SD) controller for SD and Mini SD cards
Parallel LCD interface
General-purpose I/O pins
External keypad interface