Asus T2-PH1 User Guide - Page 95

DRAM Frequency [Auto], Con DRAM Timing by SPD [Enabled]

Page 95 highlights

5.4.5 Chipset The Chipset menu allows you to change the advanced chipset settings. Select an item then press to display the sub-menu. Advanced Chipset Settings DRAM Frequency Configure DRAM Timing by SPD Graphic Adapter Priority Internal Graphics Mode Select Fixed Graphic Memory Size DVMT Graphic Memory Size [Auto] [Enabled] [PCI Express/Int-VGA] [Enabled, 8MB] [32 MB] [32 MB] PEG Port Configuration PEG Port PEG Force x1 PEG Buffer Length [Enabled] [Disabled] [Auto] PCI-EX Ports Configuration Enable or disable DRAM timing. DRAM Frequency [Auto] When set to [Enabled], the BIOS automatically sets the DRAM frequency. Configuration options: [Enabled] [333 MHz] [400 MHz] Configure DRAM Timing by SPD [Enabled] When this item is enabled, the DRAM timing parameters are set according to the DRAM SPD (Serial Presence Detect). When disabled, you can manually set the DRAM timing parameters throug the DRAM sub-items. The following sub-items appear when this item is disabled. DRAM CAS# Latency [3 Clocks] Controls the latency between the SDRAM read command and the time the data actually becomes available. Configuration options: [3 Clocks] [2.5 Clocks] [2 Clocks] DRAM RAS# Precharge [4 Clocks] Controls idle clocks after issuing a precharge command to the DDR SDRAM. Configuration options: [2 Clocks] [3 Clocks] [4 Clocks] [5 Clocks] DRAM RAS# to CAS# Delay [4 Clocks] Controls the latency between the DDR SDRAM active command and the read/write command. Configuration options: [1 Clock] ~ [15 Clocks] DRAM RAS# Activate to Precharge Delay [15 Clocks] Configuration options: [1 Clock] ~ [15 Clocks] DRAM Burst Length [8] Configuration options: [4] [8] ASUS T2-PH1 5-23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112

5-23
5-23
5-23
5-23
5-23
ASUS T2-PH1
ASUS T2-PH1
ASUS T2-PH1
ASUS T2-PH1
ASUS T2-PH1
5.4.5
5.4.5
5.4.5
5.4.5
5.4.5
Chipset
Chipset
Chipset
Chipset
Chipset
The Chipset menu allows you to change the advanced chipset settings.
Select an item then press <Enter> to display the sub-menu.
Enable or disable
DRAM timing.
Advanced Chipset Settings
DRAM Frequency
[Auto]
Configure DRAM Timing by SPD
[Enabled]
Graphic Adapter Priority
[PCI Express/Int-VGA]
Internal Graphics Mode Select
[Enabled, 8MB]
Fixed Graphic Memory Size
[32 MB]
DVMT Graphic Memory Size
[32 MB]
PEG Port Configuration
PEG Port
[Enabled]
PEG Force x1
[Disabled]
PEG Buffer Length
[Auto]
PCI-EX Ports Configuration
DRAM Frequency [Auto]
DRAM Frequency [Auto]
DRAM Frequency [Auto]
DRAM Frequency [Auto]
DRAM Frequency [Auto]
When set to [Enabled], the BIOS automatically sets the DRAM frequency.
Configuration options: [Enabled] [333 MHz] [400 MHz]
Configure DRAM Timing by SPD [Enabled]
Configure DRAM Timing by SPD [Enabled]
Configure DRAM Timing by SPD [Enabled]
Configure DRAM Timing by SPD [Enabled]
Configure DRAM Timing by SPD [Enabled]
When this item is enabled, the DRAM timing parameters are set according
to the DRAM SPD (Serial Presence Detect). When disabled, you can
manually set the DRAM timing parameters throug the DRAM sub-items. The
following sub-items appear when this item is disabled.
DRAM CAS# Latency [3 Clocks]
Controls the latency between the SDRAM read command and the time
the data actually becomes available. Configuration options: [3 Clocks]
[2.5 Clocks] [2 Clocks]
DRAM RAS# Precharge [4 Clocks]
Controls idle clocks after issuing a precharge command to the DDR
SDRAM. Configuration options: [2 Clocks] [3 Clocks] [4 Clocks]
[5 Clocks]
DRAM RAS#
to CAS# Delay [4 Clocks]
Controls the latency between the DDR SDRAM active command and
the read/write command. Configuration options: [1 Clock] ~
[15 Clocks]
DRAM RAS# Activate to Precharge Delay [15 Clocks]
Configuration options: [1 Clock] ~ [15 Clocks]
DRAM Burst Length [8]
Configuration options: [4] [8]