EVGA 122-CK-NF63-TR User Manual - Page 164

Codehex, Description

Page 164 highlights

On-board LED Codes Code(hex) 18 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 Name InitCPU Reserved Reserved Setup Interrupt CMOS Battery Check Early PM Early PM initialization Reserved Re-initial KB Reserved HPM init Reserved Program chipset Init PNP Shadow VBIOS Clock Setup BDA Reserved CPU Speed detect Reserved Init video Reserved Video memory test Reserved Reserved Reserved Reserved Reserved Early keyboard reset Reserved Test DMA Controller 0 Reserved Test DMA Controller Description CPU ID and initialize L1/L2 cache Initialize first 120 interrupt vectors Vector Table with SPURIOUS_INT_HDLR and initialize INT 00h-1Fh according to INT_TBL Test CMOS and check Battery Fail Load keyboard matrix Init Heuristic Power Management (HPM) Early Programming of chipset registers Init PNP Shadow system/video BIOS Gen Init onboard clock generator and sensor Setup BIOS DATA AREA (BDA) Chipset programming and CPU Speed detect Initialize Video Test Video Memory and display Logos Early Keyboard Reset Test DMA channel 0 Test DMA channel 1 113

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170

On-board LED Codes
113
Code(hex)
Name
Description
18
InitCPU
CPU ID and initialize L1/L2 cache
19
Reserved
1A
Reserved
1B
Setup Interrupt
Initialize first 120 interrupt vectors Vector Table with
SPURIOUS_INT_HDLR and initialize INT 00h-1Fh
according to INT_TBL
1C
CMOS Battery Check
Test CMOS and check Battery Fail
1D
Early PM Early PM
initialization
1E
Reserved
1F
Re-initial KB
Load keyboard matrix
20
Reserved
21
HPM init
Init Heuristic Power Management (HPM)
22
Reserved
23
Program chipset
Early Programming of chipset registers
24
Init PNP
Init PNP
25
Shadow VBIOS
Shadow system/video BIOS
26
Clock
Gen Init onboard clock generator and sensor
27
Setup BDA
Setup BIOS DATA AREA (BDA)
28
Reserved
29
CPU Speed detect
Chipset programming and CPU Speed detect
2A
Reserved
2B
Init video
Initialize Video
2C
Reserved
2D
Video memory test
Test Video Memory and display Logos
2E
Reserved
2F
Reserved
30
Reserved
31
Reserved
32
Reserved
33
Early keyboard reset
Early Keyboard Reset
34
Reserved
35
Test DMA Controller
0
Test DMA channel 0
36
Reserved
37
Test DMA Controller
Test DMA channel 1