EVGA 122-CK-NF63-TR User Manual - Page 168

NVIDIA Added Post Codes

Page 168 highlights

On-board LED Codes Code(hex) Name 96 Boot Attempt C0 Base CPU test C1 Memory Presence C2 Early Memory C3 Extend Memory C4 Special Display C5 Early Shadow C6 Cache presence FF Boot NVIDIA Added Post Codes Description Set low stack Boot via INT 19h. Read/Write CPU registers Base memory detect Board Initialization Turn on extended memory, cache initialization First display initialization Early shadow enable for fast boot External cache s Code(hex) F0 F1 F2 F3 00 01 04 08 0C 10 11 12 13 14 15 16 17 18 Name HW Ident SLAM Table Early SLAM table Init Com Port HW Init Override Parameters Process SPD Query HW Load ROM Table Init Memory Controller Init Memory Controller Init Memory Controller Init Memory Controller Init Memory Controller Init Memory Controller Init Memory Controller Init Memory Controller Init Memory Description Identify HW in the system Register the slam tables Early SLAM table COM port initialization Initialize hardware devices Override input parameters etc. before QUERY Read SPD & fill in arrays Query the hardware devices ROM table pointer Initialize the Memory Controller PLL Init Query after Memory PLL has been set Set Dynamic SPD values Load Memory Info Structure Load DIMM geometry (using SPD) Prepare MRS variables Probe memory geometry Load PROD and PROD_C tables 117

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170

On-board LED Codes
117
Code(hex)
Name
Description
96
Boot Attempt
Set low stack Boot via INT 19h.
C0
Base CPU test
Read/Write CPU registers
C1
Memory Presence
Base memory detect
C2
Early Memory
Board Initialization
C3
Extend Memory
Turn on extended memory, cache initialization
C4
Special Display
First display initialization
C5
Early Shadow
Early shadow enable for fast boot
C6
Cache presence
External cache s
FF
Boot
NVIDIA Added Post Codes
Code(hex)
Name
Description
F0
HW Ident
Identify HW in the system
F1
SLAM Table
Register the slam tables
F2
Early SLAM table
Early SLAM table
F3
Init Com Port
COM port initialization
00
HW Init
Initialize hardware devices
01
Override Parameters
Override input parameters etc. before QUERY
04
Process SPD
Read SPD & fill in arrays
08
Query HW
Query the hardware devices
0C
Load ROM Table
ROM table pointer
10
Init Memory
Controller
Initialize the Memory Controller
11
Init Memory
Controller
PLL Init
12
Init Memory
Controller
Query after Memory PLL has been set
13
Init Memory
Controller
Set Dynamic SPD values
14
Init Memory
Controller
Load Memory Info Structure
15
Init Memory
Controller
Load DIMM geometry (using SPD)
16
Init Memory
Controller
Prepare MRS variables
17
Init Memory
Controller
Probe memory geometry
18
Init Memory
Load PROD and PROD_C tables