Gigabyte GA-G41MT-S2PT Manual - Page 24

Channel A/B, >>>>&gt - memory compatibility

Page 24 highlights

>>>>> Channel A/B Channel A/B Timing Settings CMOS Setup Utility-Copyright (C) 1984-2011 Award Software Channel A/B Timing Settings x Static tRead Value x tRD Phase0 Adjustment x tRD Phase1 Adjustment x tRD Phase2 Adjustment x tRD Phase3 Adjustment Auto Auto Auto Auto Auto Item Help Menu Level  x Trd2rd(Different Rank) x Twr2wr(Different Rank) x Twr2rd(Different Rank) x Trd2wr(Same/Diff Rank) Auto Auto Auto Auto x DIMM1 Clock Skew Control x DIMM2 Clock Skew Control x DDR Write Leveling x DDR Write Training Auto Auto Auto Auto Move Enter: Select F5: Previous Values +/-/PU/PD: Value F10: Save F6: Fail-Safe Defaults ESC: Exit F1: General Help F7: Optimized Defaults Static tRead Value Options are: Auto (default), 1~15. tRD Phase0 Adjustment Options are: Auto (default), 0-Normal, 1-Advanced. tRD Phase1 Adjustment Options are: Auto (default), 0-Normal, 1-Advanced. tRD Phase2 Adjustment Options are: Auto (default), 0-Normal, 1-Advanced. tRD Phase3 Adjustment Options are: Auto (default), 0-Normal, 1-Advanced. Trd2rd(Different Rank) Options are: Auto (default), 1~15. Twr2wr(Different Rank) Options are: Auto (default), 1~15. Twr2rd(Different Rank) Options are: Auto (default), 1~15. Trd2wr(Same/Diff Rank) Options are: Auto (default), 1~15. DIMM1 Clock Skew Control Options are: Auto (default), +800ps~-700ps. DIMM2 Clock Skew Control Options are: Auto (default), +800ps~-700ps. DDR Write Leveling Allows you to determine whether to fine-tune memory parameters to enhance memory compatibility. Auto Lets the BIOS decide whether to enable this function. (Default) Disabled Disables this function. Enabled Enables this function to enhance memory compatibility. - 24 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40

- 24 -
>>>>>
Channel A/B
Channel A/B Timing Settings
CMOS Setup Utility-Copyright (C) 1984-2011 Award Software
Channel A/B Timing Settings

: Move
Enter: Select
+/-/PU/PD: Value
F10: Save
ESC: Exit
F1: General Help
F5: Previous Values
F6: Fail-Safe Defaults
F7: Optimized Defaults
Item Help
Menu Level

x
Static tRead Value
Auto
x
tRD Phase0 Adjustment
Auto
x
tRD Phase1 Adjustment
Auto
x
tRD Phase2 Adjustment
Auto
x
tRD Phase3 Adjustment
Auto
x
Trd2rd(Different Rank)
Auto
x
Twr2wr(Different Rank)
Auto
x
Twr2rd(Different Rank)
Auto
x
Trd2wr(Same/Diff Rank)
Auto
x
DIMM1 Clock Skew Control
Auto
x
DIMM2 Clock Skew Control
Auto
x
DDR Write Leveling
Auto
x
DDR Write Training
Auto
Static tRead Value
Options are: Auto (default), 1~15.
tRD Phase0 Adjustment
Options are: Auto (default), 0-Normal, 1-Advanced.
tRD Phase1 Adjustment
Options are: Auto (default), 0-Normal, 1-Advanced.
tRD Phase2 Adjustment
Options are: Auto (default), 0-Normal, 1-Advanced.
tRD Phase3 Adjustment
Options are: Auto (default), 0-Normal, 1-Advanced.
Trd2rd(Different Rank)
Options are: Auto (default), 1~15.
Twr2wr(Different Rank)
Options are: Auto (default), 1~15.
Twr2rd(Different Rank)
Options are: Auto (default), 1~15.
Trd2wr(Same/Diff Rank)
Options are: Auto (default), 1~15.
DIMM1 Clock Skew Control
Options are: Auto (default), +800ps~-700ps.
DIMM2 Clock Skew Control
Options are: Auto (default), +800ps~-700ps.
DDR Write Leveling
Allows you to determine whether to fine-tune memory parameters to enhance memory compatibility.
Auto
Lets the BIOS decide whether to enable this function. (Default)
Disabled
Disables this function.
Enabled
Enables this function to enhance memory compatibility.