Seagate ST3000DM001 Barracuda 7200.10 PATA Product Manual - Page 45

ATA interface

Page 45 highlights

4.0 ATA interface These drives use the industry-standard ATA task file interface that supports 16-bit data transfers. It supports ATA programmed input/output (PIO) modes 0-4; multiword DMA modes 0-2, and Ultra DMA modes 0-5. The drive also supports the use of the IORDY signal to provide reliable high-speed data transfers. You can use a daisy-chain cable to connect two drives to a single AT host bus. For detailed information about the ATA interface, refer to the draft of AT Attachment with Packet Interface Extension (ATA/ATAPI-7), NCITS T13 1410D, subsequently referred to as the Draft ATA-7 Standard. 4.1 ATA interface signals and connector pins Figure 8 on page 39 summarizes the signals on the ATA interface connector that the drive supports. For a detailed description of these signals, refer to the Draft ATA-7 Standard. Drive pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Signal name Reset- Ground DD7 DD8 DD6 DD9 DD5 DD10 DD4 DD11 DD3 DD12 DD2 DD13 DD1 DD14 DD0 DD15 Ground (removed) DMARQ Ground DIOW- STOP Ground DIOR- HDMARDY- HSTROBE Ground IORDY DDMARDY- DSTROBE CSEL DMACK- Ground INTRQ IOCS16- DA1 PDIAG- CBLID- DA0 DA2 CS0- CS1- DASP- Ground Host pin # and signal description 1 Hardware Reset 2 Ground 3 Host Data Bus Bit 7 4 Host Data Bus Bit 8 5 Host Data Bus Bit 6 6 Host Data Bus Bit 9 7 Host Data Bus Bit 5 8 Host Data Bus Bit 10 9 Host Data Bus Bit 4 10 Host Data Bus Bit 11 11 Host Data Bus Bit 3 12 Host Data Bus Bit 12 13 Host Data Bus Bit 2 14 Host Data Bus Bit 13 15 Host Data Bus Bit 1 16 Host Data Bus Bit 14 17 Host Data Bus Bit 0 18 Device Data (15:0) 19 Ground 20 (No Pin) 21 DMA Request 22 Ground 23 Device I/O Write: Stop Ultra DMA Burst 24 Ground 25 Device I/O Read: Host Ultra DMA Ready: Host Ultra DMA Data Strobe 26 Ground 27 I/O Channel Ready Device Ultra DMA Ready Device Ulta DMA Data Strobe 28 Cable Select 29 DMA Acknowledge 30 Ground 31 Device Interrupt 32 Reserved 33 Host Address Bus Bit 1 34 Passed Diagnostics Cable Assembly Type Identifier 35 Device Address (2:0) 36 Device Address (2:0) 37 Chip Select (1:0) 38 Chip Select (1:0) 39 Drive Active/Slave Present 40 Ground Pins 28, 34 and 39 are used for master-slave communication (details shown below). Drive 1 (slave) 28 34 39 Drive 0 (master) Host 28 CSEL 28 34 PDIAG- 34 39 DASP- 39 Figure 8 I/O pins and supported ATA signals Barracuda 7200.10 PATA Product Manual, Rev. F 39

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60

Barracuda 7200.10 PATA Product Manual, Rev. F
39
4.0
ATA interface
These drives use the industry-standard ATA task file interface that supports 16-bit data transfers. It supports
ATA programmed input/output (PIO) modes 0–4; multiword DMA modes 0–2, and Ultra DMA modes 0–5. The
drive also supports the use of the IORDY signal to provide reliable high-speed data transfers.
You can use a daisy-chain cable to connect two drives to a single AT host bus. For detailed information about
the ATA interface, refer to the draft of
AT Attachment with Packet Interface Extension (ATA/ATAPI-7), NCITS
T13 1410D,
subsequently referred to as the
Draft ATA-7 Standard
.
4.1
ATA interface signals and connector pins
Figure 8 on page 39 summarizes the signals on the ATA interface connector that the drive supports. For a
detailed description of these signals, refer to the
Draft ATA-7 Standard.
Figure 8
I/O pins and supported ATA signals
Reset–
Ground
DD7
DD8
DD6
DD9
DD5
DD10
DD4
DD11
DD3
DD12
DD2
DD13
DD1
DD14
DD0
DD15
Ground
(removed)
DMARQ
Ground
DIOW–
STOP
Ground
DIOR–
HDMARDY–
HSTROBE
Ground
IORDY
DDMARDY–
DSTROBE
CSEL
DMACK–
Ground
INTRQ
IOCS16–
DA1
PDIAG–
CBLID–
DA0
DA2
CS0–
CS1–
DASP–
Ground
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Hardware Reset
Ground
Host Data Bus Bit 7
Host Data Bus Bit 8
Host Data Bus Bit 6
Host Data Bus Bit 9
Host Data Bus Bit 5
Host Data Bus Bit 10
Host Data Bus Bit 4
Host Data Bus Bit 11
Host Data Bus Bit 3
Host Data Bus Bit 12
Host Data Bus Bit 2
Host Data Bus Bit 13
Host Data Bus Bit 1
Host Data Bus Bit 14
Host Data Bus Bit 0
Device Data (15:0)
Ground
(No Pin)
DMA Request
Ground
Device I/O Write:
Stop Ultra DMA Burst
Ground
Device I/O Read:
Host Ultra DMA Ready:
Host Ultra DMA Data Strobe
Ground
I/O Channel Ready
Device Ultra DMA Ready
Device Ulta DMA Data Strobe
Cable Select
DMA Acknowledge
Ground
Device Interrupt
Reserved
Host Address Bus Bit 1
Passed Diagnostics
Cable Assembly Type Identifier
Device Address (2:0)
Device Address (2:0)
Chip Select (1:0)
Chip Select (1:0)
Drive Active/Slave Present
Ground
Host pin # and signal description
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Drive pin #
Signal name
Pins 28, 34 and 39 are used for master-slave communication (details shown below).
Host
28
34
39
Drive 0 (master)
Drive 1 (slave)
28
34
39
28
34
39
CSEL
PDIAG–
DASP–