ASRock Fatal1ty X99 Professional/3.1 User Manual - Page 93

Tcccd, Tcccd_l, Tcccd_wr_l, Trwsr, Trwdd, Trwdr, Twrdd, Twrdr, Twwdd

Get ASRock Fatal1ty X99 Professional/3.1 PDF manuals and user guides View all ASRock Fatal1ty X99 Professional/3.1 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 93 highlights

Fatal1ty X99 Professional/3.1 Series tCKE Configure the period of time the DDR4 initiates a minimum of one refresh command internally once it enters Self-Refresh mode. tCCCD Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. tCCCD_L Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. tCCCD_WR_L Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. tRWSR Configure READ to WRITE same rank dead cycle Back to back READ to WRITE from same rank separation parameter. tRWDD Configure Read to Write different DIMM dead cycle Back to back READ to WRITE from different DIMM separation parameter. tRWDR Configure Read to Write different rank dead cycle Back to back READ to WRITE from different rank separation parameter. tWRDD Configure Write to Read different DIMM dead cycle Back to back READ to WRITE from different DIMM separation parameter. tWRDR Configure Write to Read different rank dead cycle Back to back READ to WRITE from different rank separation parameter. tWWDD Configure Write to Write different DIMM dead cycle Back to back READ to WRITE from different DIMM separation parameter. 85 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
English
85
Fatal1ty X99 Professional/3.1 Series
tCKE
Configure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tCCCD
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tCCCD_L
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tCCCD_WR_L
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tRWSR
Configure READ to WRITE same rank dead cycle Back to back READ to WRITE
from same rank separation parameter.
tRWDD
Configure Read to Write different DIMM dead cycle Back to back READ to WRITE
from different DIMM separation parameter.
tRWDR
Configure Read to Write different rank dead cycle Back to back READ to WRITE
from different rank separation parameter.
tWRDD
Configure Write to Read different DIMM dead cycle Back to back READ to WRITE
from different DIMM separation parameter.
tWRDR
Configure Write to Read different rank dead cycle Back to back READ to WRITE
from different rank separation parameter.
tWWDD
Configure Write to Write different DIMM dead cycle Back to back READ to
WRITE from different DIMM separation parameter.