ASRock Fatal1ty X99 Professional/3.1 User Manual - Page 95

MRC Test On Fast Boot

Page 95 highlights

Fatal1ty X99 Professional/3.1 Series ODT WR (CH D) Configure the memory on die termination resistors' WR for channel D. ODT PARK (CH D) Configure the memory on die termination resistors' PARK for channel D. ODT NOM (CH D) Use this to change ODT (CH D) Auto/Manual settings. The default is [Auto]. MRC Fast Boot Enable Memory Fast Boot to skip DRAM memory training for booting faster. MRC Test Enable/disable memory test during normal boot. MRC Test On Fast Boot Enable/disable memory test during fast boot. Memory Power Savings Mode Configure CKE and related memory power savings features. Maximum Aggregate Memory Performance Configure the maximum aggregate memory performance. Command/Address Parity Configure the memory Command/Address Parity training. OCF Training enhancement Enable this option to skip memory training errors. FIVR Configuration CPU Vcore Voltage Mode Auto: For optimized settings. Override: The voltage is fixed. Vcore Voltage Additional Offset Configure the dynamic Vcore voltage added to the Vcore. 87 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121

English
87
Fatal1ty X99 Professional/3.1 Series
ODT WR (CH D)
Configure the memory on die termination resistors' WR for channel D.
ODT PARK (CH D)
Configure the memory on die termination resistors' PARK for channel D.
ODT NOM (CH D)
Use this to change ODT (CH D) Auto/Manual settings. °e default is [Auto].
MRC Fast Boot
Enable Memory Fast Boot to skip DRAM memory training for booting faster.
MRC Test
Enable/disable memory test during normal boot.
MRC Test On Fast Boot
Enable/disable memory test during fast boot.
Memory Power Savings Mode
Configure CKE and related memory power savings features.
Maximum Aggregate Memory Performance
Configure the maximum aggregate memory performance.
Command/Address Parity
Configure the memory Command/Address Parity training.
OCF Training enhancement
Enable this option to skip memory training errors.
FIVR Configuration
CPU Vcore Voltage Mode
Auto: For optimized settings.
Override: °e voltage is fixed.
Vcore Voltage Additional
Offset
Configure the dynamic Vcore voltage added to the Vcore.