ASRock Fatal1ty X99M Killer/3.1 User Manual - Page 77

CPU Cache Voltage O²set, ODT PARK CH D

Page 77 highlights

Fatal1ty X99M Killer/3.1 Series ODT PARK (CH B) Conigure the memory on die termination resistors' PARK for channel B. ODT NOM (CH B) Use this to change ODT (CH B) Auto/Manual settings. he default is [Auto]. ODT WR (CH C) Conigure the memory on die termination resistors' WR for channel C. ODT PARK (CH C) Conigure the memory on die termination resistors' PARK for channel C. ODT NOM (CH C) Use this to change ODT (CH C) Auto/Manual settings. he default is [Auto]. ODT WR (CH D) Conigure the memory on die termination resistors' WR for channel D. ODT PARK (CH D) Conigure the memory on die termination resistors' PARK for channel D. ODT NOM (CH D) Use this to change ODT (CH D) Auto/Manual settings. he default is [Auto]. FIVR Coniguration CPU Vcore Voltage Mode Auto: For optimized settings. Override: he voltage is ixed. Vcore Voltage Additional Ofset Conigure the dynamic Vcore voltage added to the Vcore. CPU Cache Voltage Mode Auto: For optimized settings. Adaptive: Add voltage to the CPU Cache when the system is under heavy loading. Override: he voltage is ixed. CPU Cache Voltage Ofset Conigure the voltage for the CPU Cache. Setting the voltage higher may increase system stability when overclocking. 69 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100

Fatal1ty X99M Killer/3.1 Series
69
English
ODT PARK (CH B)
Con±gure the memory on die termination resistors' PARK for channel B.
ODT NOM (CH B)
Use this to change ODT (C¶ B) Auto/Manual settings. He default is [Auto].
ODT WR (CH C)
Con±gure the memory on die termination resistors' WR for channel C.
ODT PARK (CH C)
Con±gure the memory on die termination resistors' PARK for channel C.
ODT NOM (CH C)
Use this to change ODT (C¶ C) Auto/Manual settings. He default is [Auto].
ODT WR (CH D)
Con±gure the memory on die termination resistors' WR for channel D.
ODT PARK (CH D)
Con±gure the memory on die termination resistors' PARK for channel D.
ODT NOM (CH D)
Use this to change ODT (C¶ D) Auto/Manual settings. He default is [Auto].
FIVR Con±guration
CPU Vcore Voltage Mode
Auto: For optimized settings.
Override: He voltage is ±xed.
Vcore Voltage Additional
O²set
Con±gure the dynamic Vcore voltage added to the Vcore.
CPU Cache Voltage Mode
Auto: For optimized settings.
Adaptive: Add voltage to the CPU Cache when the system is under heavy loading.
Override: He voltage is ±xed.
CPU Cache Voltage O²set
Con±gure the voltage for the CPU Cache. Setting the voltage higher may increase
system stability when overclocking.