ASRock H510M-HDV/M.2 SE Software/BIOS Setup Guide - Page 28

Intel Thermal Velocity Boost Voltage Optimizations, DRAM Timing Configuration

Get ASRock H510M-HDV/M.2 SE PDF manuals and user guides View all ASRock H510M-HDV/M.2 SE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 28 highlights

Processors supporting the ITBMT 3.0 feature contain at least one processor core whose maximum ratio is higher than the others. Configuration options: [Enabled] [Disabled] Intel Thermal Velocity Boost Voltage Optimizations This service controls thermal based voltage optimizations for processors that implement the Intel Thermal Velocity Boost (TVB) feature. Configuration options: [Enabled] [Disabled] DRAM Configuration Memory Information Allows you to browse the serial presence detect (SPD) and Intel extreme memory profile (XMP) for memory modules. DRAM Timing Configuration Load XMP Setting Allows you to load XMP settings to overclock the memory and perform beyond standard specifications. Configuration options: [Auto] [XMP 2.0 Profile 1] DRAM Frequency If [Auto] is selected, the motherboard will detect the memory module(s) inserted and assign the appropriate frequency automatically. DRAM Gear Mode Allows you to select the DRAM Gear Mode. High gear is good for high frequency. Configuration options: [Auto] [Gear 1] [Gear 2] Primary Timing CAS# Latency (tCL) The time between sending a column address to the memory and the beginning of the data in response. RAS# to CAS# Delay and Row Precharge (tRCDtRP) RAS# to CAS# Delay : The number of clock cycles required between the opening of a row of memory and accessing columns within it. Row Precharge: The number of clock cycles required between the issuing of the precharge command and opening the next row. 24

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
24
Processors supporting the ITBMT 3.0 feature contain at least one processor core whose
maximum ratio is higher than the others.
Configuration options: [Enabled] [Disabled]
Intel Thermal Velocity Boost Voltage Optimizations
°is service controls thermal based voltage optimizations for processors that implement
the Intel °ermal Velocity Boost (TVB) feature.
Configuration options: [Enabled] [Disabled]
DRAM Configuration
Memory Information
Allows you to browse the serial presence detect (SPD) and Intel extreme memory profile
(XMP) for memory modules.
DRAM Timing Configuration
Load XMP Setting
Allows you to load XMP settings to overclock the memory and perform beyond standard
specifications.
Configuration options: [Auto] [XMP 2.0 Profile 1]
DRAM Frequency
If [Auto] is selected, the motherboard will detect the memory module(s) inserted and
assign the appropriate frequency automatically.
DRAM Gear Mode
Allows you to select the DRAM Gear Mode. High gear is good for high frequency.
Configuration options: [Auto] [Gear 1] [Gear 2]
Primary Timing
CAS# Latency (tCL)
°e time between sending a column address to the memory and the beginning of the data
in response.
RAS# to CAS# Delay and Row Precharge (tRCDtRP)
RAS# to CAS# Delay : °e number of clock cycles required between the opening of a row
of memory and accessing columns within it. Row Precharge: °e number of clock cycles
required between the issuing of the precharge command and opening the next row.