ASRock QC5000M-ITX/PH User Manual - Page 34

RAS to RAS Delay tRRD

Get ASRock QC5000M-ITX/PH PDF manuals and user guides View all ASRock QC5000M-ITX/PH manuals
Add to My Manuals
Save this manual to your list of manuals

Page 34 highlights

QC5000M-ITX/PH Command Rate (CR) he delay between when a memory chip is selected and when the irst active command can be issued. RAS# Cycle Time (tRC) Use this item to change RAS# Cycle Time (tRC) Auto/Manual setting. Write Recovery Time (tWR) he amount of delay that must elapse ater the completion of a valid write operation, before an active bank can be precharged. Refresh Cycle Time (tRFC) he number of clocks from a Refresh command until the irst Activate command to the same rank. RAS to RAS Delay (tRRD) he number of clocks between two rows activated in diferent banks of the same rank. Write to Read Delay (tWTR) he number of clocks between the last valid write operation and the next read command to the same internal bank. Read to Precharge (tRTP) he number of clocks that are inserted between a read command to a row precharge command to the same rank. Four Activate Window (tFAW) he time window in which four activates are allowed the same rank. Voltage Coniguration DRAM Voltage Use this to select DRAM Voltage. he default value is [Auto]. 29 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
QC5000M-ITX/PH
29
English
Command Rate (CR)
He delay between when a memory chip is selected and when the ±rst active command can
be issued.
RAS# Cycle Time (tRC)
Use this item to change RAS# Cycle Time (tRC) Auto/Manual setting.
Write Recovery Time (tWR)
He amount of delay that must elapse a´er the completion of a valid write operation,
before an active bank can be precharged.
Refresh Cycle Time (tRFC)
He number of clocks from a Refresh command until the ±rst Activate command to
the same rank.
RAS to RAS Delay (tRRD)
He number of clocks between two rows activated in diµerent banks of the same
rank.
Write to Read Delay (tWTR)
He number of clocks between the last valid write operation and the next read
command to the same internal bank.
Read to Precharge (tRTP)
He number of clocks that are inserted between a read command to a row pre-
charge command to the same rank.
Four Activate Window (tFAW)
He time window in which four activates are allowed the same rank.
Voltage Con±guration
DRAM Voltage
Use this to select DRAM Voltage. He default value is [Auto].