Acer Altos G300 Acer Altos G300 User's Guide - Page 100

<DEL&gt, Checkpoint Code, Description, Completed programming DMA controllers 1 and 2.

Page 100 highlights

88 Appendix A: AMIBIOS POST Checkpoint Codes Checkpoint Code Description 58h The memory size was adjusted for relocation and shadowing. Clearing the Hit message next. 59h The Hit message is cleared. The message is displayed. Starting the DMA and interrupt controller test next. 60h The DMA page register test passed. Performing the DMA Controller 1 base register test next. 62h The DMA controller 1 base register test passed. Performing the DMA controller 2 base register test next. 65h The DMA controller 2 base register test passed. Programming DMA controllers 1 and 2 next. 66h Completed programming DMA controllers 1 and 2. Initializing the 8259 interrupt controller next. 67h Completed 8259 interrupt controller initialization. 7Fh Extended NMI source enabling is in progress. 80h The keyboard test has started. Clearing the output buffer and checking for stuck keys. Issuing the keyboard reset command next. 81h A keyboard reset error or stuck key was found. Issuing the keyboard controller interface test command next. 82h The keyboard controller interface test completed. Writing the command byte and initializing the circular buffer next. 83h The command byte was written and global data initialization has completed. Checking for a locked key next. 84h Locked key checking is over. Checking for a memory size mismatch with CMOS RAM data next.

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108

Appendix A: AMIBIOS POST Checkpoint Codes
88
58h
The memory size was adjusted for relocation and
shadowing. Clearing the Hit
<DEL>
message next.
59h
The Hit
<DEL>
message is cleared. The
<WAIT...>
message is displayed. Starting the DMA and
interrupt controller test next.
60h
The DMA page register test passed. Performing the
DMA Controller 1 base register test next.
62h
The DMA controller 1 base register test passed.
Performing the DMA controller 2 base register test
next.
65h
The DMA controller 2 base register test passed.
Programming DMA controllers 1 and 2 next.
66h
Completed programming DMA controllers 1 and 2.
Initializing the 8259 interrupt controller next.
67h
Completed 8259 interrupt controller initialization.
7Fh
Extended NMI source enabling is in progress.
80h
The keyboard test has started. Clearing the output
buffer and checking for stuck keys. Issuing the
keyboard reset command next.
81h
A keyboard reset error or stuck key was found.
Issuing the keyboard controller interface test
command next.
82h
The keyboard controller interface test completed.
Writing the command byte and initializing the
circular buffer next.
83h
The command byte was written and global data
initialization has completed. Checking for a locked
key next.
84h
Locked key checking is over. Checking for a
memory size mismatch with CMOS RAM data next.
Checkpoint Code
Description