Asus M4N68T V2 User Manual - Page 50
CPU Configuration - driver
View all Asus M4N68T V2 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 50 highlights
2.4.2 CPU Configuration The items in this menu show the CPU-related information that the BIOS automatically detects. GART Error Reporting [Disabled] This option should remain disabled for the normal operation. The driver developer may enable it for testing purpose. Configuration options: [Disabled] [Enabled] Microcode Updation [Enabled] Enables or disables Microcode Updation. Configuration options: [Disabled] [Enabled] Secure Virtual Machine Mode [Disabled] Enables or disables Secure Virtual Machine Mode (SVM). Configuration options: [Disabled] [Enabled] Cool 'n' Quiet [Enabled] Enables or disables the AMD® Cool 'n' Quiet technology. Configuration options: [Enabled] [Disabled] ASUS Core Unlocker [Disabled] Enables the ASUS Core Unlocker to get the full computing power of the processor. Select [Disabled] to disable this function. Configuration options: [Enabled] [Disabled] CPU Core Activation [Auto] Allows you to set the active CPU cores. Configuration options: [Auto] [Manual] The following items appear only when you set CPU Core Activation to [Manual]. 2nd Core [On] Enables or disables the second CPU core. Configuration options: [On] [Off] 3rd Core [On] Enables or disables the third CPU core. Configuration options: [On] [Off] 4th Core [On] Enables or disables the fourth CPU core. Configuration options: [On] [Off] 2.4.3 Chipset NorthBridge Configuration Memory Configuration Bank Interleaving [Disabled] Allows you to enable the bank memory interleaving. Configuration options: [Disabled] [Auto] Channel Interleaving [XOR of Address bit] Allows you to enable the channel memory interleaving. Configuration options: [Disabled] [Address bits 6] [Address bits 12] [XOR of Address bits [20:16, 6]] [XOR of Address bits [20:16, 9]] 2-12 Chapter 2: BIOS information