Asus ROG STRIX X670E-I GAMING WIFI ROG STRIX X670E Series BIOS Manual English - Page 50

DF Common Options, Disable DF to external downstream IP Sync Flood Propagation

Page 50 highlights

DF Common Options Memory Addressing ACPI Memory interleaving Configuration options: [Disabled] [Auto] Memory interleaving size Controls the memory interleaving size. The valid values are AUTO, 256 bytes, 512 bytes, 1 Kbytes, or 2 Kbytes. This determines the starting address of the interleave (bit 8, 9, 10 or 11). Configuration options: [256 Bytes] [512 Bytes] [1KB] [2KB] [Auto] DRAM map inversion Inverting the map will cause the highest memory channels to get assigned the lowest addresses in the system. Configuration options: [Disable] [Enable] [Auto] Location of private memory regions Controls whether or not the private memory regions (PSP, SMU and CC6) are at the top of DRAM pair or distributed. Note that distributed requires memory on all dies. Note that it will always be at the top of DRAM if some dies don't have memory regardless of this option's setting. Configuration options: [Distributed] [Consolidated] [Consolidated to 1st DRAM pair] [Auto] ACPI SRAT L3 Cache as NUMA Domain [Disabled] Memory Addressing \ NUMA nodes per socket will be declared. [Enabled] Each CCX in the system will be declared as a separate NUMA domain. [Auto] Sets to the default option. Disable DF to external downstream IP Sync Flood Propagation Disables Error propagation to UMC or any downstream slaves eg. FCH. Use this to avoid reset in failure scenario. Configuration options: [Sync flood disabled] [Sync flood enabled] [Auto] Disable DF sync flood propagation Disables propagation from PIE to other DF components and eventually to SDP ports. Configuration options: [Sync flood disabled] [Sync flood enabled] [Auto] Freeze DF module queues on error This item allows you to enable or disable freezing of all DF queues on error and also forces a sync flood on HWA even if MCAs are disabled. Configuration options: [Disabled] [Enabled] [Auto] DF Cstates When DF Cstate feature is set to [Enabled], FW programs the registers required to enable this feature is the DF HW. (For [Auto] option, it means this option will synchronize with Global C State). Configuration options: [Disabled] [Enabled] [Auto] PSP error injection support Configuration options: [False] [True] 50 ROG STRIX X670E Series BIOS Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98

50
ROG STRIX X670E Series BIOS Manual
DF Common Options
Memory Addressing
Memory interleaving
Configuration options: [Disabled] [Auto]
Memory interleaving size
Controls the memory interleaving size. The valid values are AUTO, 256 bytes, 512 bytes,
1 Kbytes, or 2 Kbytes. This determines the starting address of the interleave (bit 8, 9, 10
or 11).
Configuration options: [256 Bytes] [512 Bytes] [1KB] [2KB] [Auto]
DRAM map inversion
Inverting the map will cause the highest memory channels to get assigned the lowest
addresses in the system.
Configuration options: [Disable] [Enable] [Auto]
Location of private memory regions
Controls whether or not the private memory regions (PSP, SMU and CC6) are at the top
of DRAM pair or distributed. Note that distributed requires memory on all dies. Note that
it will always be at the top of DRAM if some dies don’t have memory regardless of this
option’s setting.
Configuration options: [Distributed] [Consolidated] [Consolidated to 1st DRAM pair] [Auto]
ACPI
ACPI SRAT L3 Cache as NUMA Domain
[Disabled]
Memory Addressing \ NUMA nodes per socket will be declared.
[Enabled]
Each CCX in the system will be declared as a separate NUMA
domain.
[Auto]
Sets to the default option.
Disable DF to external downstream IP Sync Flood Propagation
Disables Error propagation to UMC or any downstream slaves eg. FCH. Use this to
avoid reset in failure scenario.
Configuration options: [Sync flood disabled] [Sync flood enabled] [Auto]
Disable DF sync flood propagation
Disables propagation from PIE to other DF components and eventually to SDP ports.
Configuration options: [Sync flood disabled] [Sync flood enabled] [Auto]
Freeze DF module queues on error
This item allows you to enable or disable freezing of all DF queues on error and also
forces a sync flood on HWA even if MCAs are disabled.
Configuration options: [Disabled] [Enabled] [Auto]
DF Cstates
When DF Cstate feature is set to
[Enabled]
, FW programs the registers required
to enable this feature is the DF HW. (For
[Auto]
option, it means this option will
synchronize with Global C State).
Configuration options: [Disabled] [Enabled] [Auto]
PSP error injection support
Configuration options: [False] [True]