Biostar IDEQ 220K BIOS MANUAL - Page 21

Ldt & Pci Bus Control

Get Biostar IDEQ 220K PDF manuals and user guides View all Biostar IDEQ 220K manuals
Add to My Manuals
Save this manual to your list of manuals

Page 21 highlights

K8VBK-S7 BIOS Setup 4.3 LDT & PCI BUS CONTROL If you highlight the literal "Press Enter" next to the "LDT & PCI Bus Control" label and then press the enter key, it will take you a submenu with the following options: 4.3.1 Upstream LDT Bus Width The Choices: 8 bit, 16 bit (Default). 4.3.2 Downstream LDT Bus Width The Choices: 8 bit, 16 bit (Default). 4.3.3 LDT Bus Frequency The Choices: 800MHz (Default), Auto, 600MHz, 400MHz, 200MHz. 4.3.4 PCI1 Master 0 WS Write When enabled, writes to the PCI bus are executed with zero-wait states. The Choices: Enabled (default), Disabled. 4.3.5 PCI2 Master 0 WS Write When enabled, writes to the PCI bus are executed with zero-wait states. The Choices: Enabled (default), Disabled. 4.3.6 PCI1 Post Write The Choices: Enabled (default), Disabled. 4.3.7 PCI2 Post Write The Choices: Enabled (default), Disabled. 4.3.8 PCI Delay Transaction The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles. Select Enabled to support compliance with PCI specification. The Choices: Disabled (Default), Enabled. 20

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
K8VBK-S7 BIOS Setup
20
4.3 LDT & PCI BUS CONTROL
If you highlight the literal “Press Enter” next to the “LDT & PCI Bus Control” label
and then press the enter key, it will take you a submenu with the following options:
4.3.1
Upstream LDT Bus Width
The Choices: 8 bit,
16 bit
(Default).
4.3.2
Downstream LDT Bus Width
The Choices: 8 bit,
16 bit
(Default).
4.3.3
LDT Bus Frequency
The Choices:
800MHz
(Default), Auto, 600MHz, 400MHz, 200MHz.
4.3.4
PCI1 Master 0 WS Write
When enabled, writes to the PCI bus are executed with zero-wait states.
The Choices:
Enabled
(default), Disabled.
4.3.5
PCI2 Master 0 WS Write
When enabled, writes to the PCI bus are executed with zero-wait states.
The Choices:
Enabled
(default), Disabled.
4.3.6
PCI1 Post Write
The Choices:
Enabled
(default), Disabled.
4.3.7
PCI2 Post Write
The Choices:
Enabled
(default), Disabled.
4.3.8
PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support
delay transactions cycles. Select Enabled to support compliance with
PCI specification.
The Choices:
Disabled
(Default), Enabled.