Biostar TA780G M2 Bios Setup - Page 26

GPP Slots Power Limit, W, Port #04/07 Features, Gen2 High Speed Mode, Link ASPM - + bios update

Page 26 highlights

TA780G M2+ BIOS Manual PCI Express Configuration PCI Express Configuration GPP Slots Power Limit, W > Port #04 Features > Port #07 Features > NB-SB Port Features BIOS SETUP UTILITY Chipset [25 ] Select Screen Select Item EnterUpdate F1 General Help F10 Save and Exit ESC Exit vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc. GPP Slots Power Limit, W Options: 25 (Default) / 0-255 Port #04/07 Features Gen2 High Speed Mode Link ASPM BIOS SETUP UTILITY Chipset [Disabled] [Disabled] Auto - RC only advertize Gen2 capability. Select Screen Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc. Gen2 High Speed Mode Options: Disabled (Default) / Software Switch / Autonomous Awitch Link ASPM Options: Disabled (Default) / L0s / L1 / L0x & L1 25

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39

TA780G M2+ BIOS Manual
25
PCI Express Configuration
BIOS SETUP UTILITY
Chipset
vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc.
Select Screen
Select Item
Update
General Help
Save and Exit
Exit
Enter
F1
F10
ESC
PCI Express Configuration
> Port #04 Features
> Port #07 Features
> NB-SB Port Features
GPP Slots Power Limit, W
[25 ]
GPP Slots Power Limit, W
Options:
25 (Default) / 0-255
Port #04/07 Features
BIOS SETUP UTILITY
Chipset
vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc.
Select Screen
Select Item
Change Option
General Help
Save and Exit
Exit
+-
F1
F10
ESC
Gen2 High Speed Mode
[Disabled]
Link ASPM
[Disabled]
Auto - RC only
advertize Gen2
capability.
Gen2 High Speed Mode
Options:
Disabled (Default) / Software Switch / Autonomous Awitch
Link ASPM
Options:
Disabled (Default) / L0s / L1 / L0x & L1