Dell R710 Technical Guide - Page 30

Overview, DIMMs Supported - memory configuration guide

Page 30 highlights

Dell 7 Memory 7.1 Overview The PowerEdge R710 uses DDR3 memory, providing a high-performance, high-speed memory interface capable of low latency response and high throughput. The R710 supports Registered ECC DDR3 DIMMs (RDIMM) or Unbuffered ECC DDR3 DIMMs (UDIMM). The system contains 18 memory sockets split into two sets of nine sockets, one set for each processor. Each nine-socket set is organized into three channels of three memory sockets per channel. Key features of the R710 memory system include the following:  Registered (RDIMM) and Unbuffered (UDIMM) ECC DDR3 technology  Up to 288 GB of RDIMM memory (eighteen 16 GB dual rank RDIMMs)  Up to 24 GB of UDIMM memory (twelve 2 GB UDIMMs)  Support for 1066/1333 MHz single- and dual-rank DIMMs  Support for 1066 MHz quad-rank DIMMs  Support for 1.35V low voltage (LV) DIMMs with 5600 series processors  64 data and eight ECC bits per channel  Support for single DIMM configuration (DIMM in socket A1 only)  Support for ODT (On Die Termination) clock gating (CKE) to conserve power when DIMMs are not accessed (DIMMs enter a low power self-refresh mode)  I2C access to SPD EEPROM for access to RDIMM thermal sensors  Single Bit Error Correction  SDDC (Single Device Data Correction, x4 or x8 devices)  Support for Closed Loop  Thermal Management on RDIMMs and UDIMMs  Multi Bit Error Detection Support for Memory Optimized Mode  Support for Advanced ECC mode  Support for Memory Mirroring  Support for Memory Sparing with 5600 series processors 7.2 DIMMs Supported The DDR3 memory interface consists of three channels with up to three RDIMMs or two UDIMMs per channel for single or dual rank and up to two RDIMMs per channel for quad rank. The interface uses 2 GB, 4 GB, 8 GB, or 16GB RDIMMs. Also supported are 1 GB or 2 GB UDIMMs. 7.2.1 Memory Modes The memory mode is dependent on how the memory is populated in the system, according to the following configurations:  Three channels per processor populated identically  Dual-processor configuration with the memory configurations for each processor being identical o Typically, the system will be set to run in Memory Optimized (Independent Channel) mode in this configuration. o This mode offers the most DIMM population flexibility and system memory capacity, but offers the least number of RAS (reliability, availability, service) features. o Memory modules are installed in numeric order for the sockets beginning with A1 or B1. PowerEdge R710 Technical Guide 30

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63

Dell
PowerEdge R710 Technical Guide
30
7
Memory
7.1
Overview
The PowerEdge R710 uses DDR3 memory, providing a high-performance, high-speed memory
interface capable of low latency response and high throughput. The R710 supports Registered ECC
DDR3 DIMMs (RDIMM) or Unbuffered ECC DDR3 DIMMs (UDIMM).
The system contains 18 memory sockets split into two sets of nine sockets, one set for each
processor. Each nine-socket set is organized into three channels of three memory sockets per
channel.
Key features of the R710 memory system include the following:
Registered (RDIMM) and Unbuffered (UDIMM) ECC DDR3 technology
Up to 288 GB of RDIMM memory (eighteen 16 GB dual rank RDIMMs)
Up to 24 GB of UDIMM memory (twelve 2 GB UDIMMs)
Support for 1066/1333 MHz single- and dual-rank DIMMs
Support for 1066 MHz quad-rank DIMMs
Support for 1.35V low voltage (LV) DIMMs with 5600 series processors
64 data and eight ECC bits per channel
Support for single DIMM configuration (DIMM in socket A1 only)
Support for ODT (On Die Termination) clock gating (CKE) to conserve power when DIMMs are
not accessed (DIMMs enter a low power self-refresh mode)
I2C access to SPD EEPROM for access to RDIMM thermal sensors
Single Bit Error Correction
SDDC (Single Device Data Correction, x4 or x8 devices)
Support for Closed Loop
Thermal Management on RDIMMs and UDIMMs
Multi Bit Error Detection Support for Memory Optimized Mode
Support for Advanced ECC mode
Support for Memory Mirroring
Support for Memory Sparing with 5600 series processors
7.2
DIMMs Supported
The DDR3 memory interface consists of three channels with up to three RDIMMs or two UDIMMs per
channel for single or dual rank and up to two RDIMMs per channel for quad rank. The interface uses 2
GB, 4 GB, 8 GB, or 16GB RDIMMs. Also supported are 1 GB or 2 GB UDIMMs.
7.2.1
Memory Modes
The memory mode is dependent on how the memory is populated in the system, according to the
following configurations:
Three channels per processor populated identically
Dual-processor configuration with the memory configurations for each processor being
identical
o
Typically, the system will be set to run in Memory Optimized (Independent Channel)
mode in this configuration.
o
This mode offers the most DIMM population flexibility and system memory capacity,
but offers the least number of RAS (reliability, availability, service) features.
o
Memory modules are installed in numeric order for the sockets beginning with A1 or
B1.