Gateway E-9520T User Guide - Page 83

Diagnostic LEDs, LED Name, Function, Location, Color, Description, Check, point

Page 83 highlights

www.gateway.com Troubleshooting LED Name Function Power LED Identify the power state of the system Power supply Identify power status LED supply fault Location Front panel Power supply module Color Blue Green or Red Description Off - Power is off (or S5) On - Power is on (or S0) Green (On) - Power supply good and receiving power Red (On) - Power supply fault Off - Power supply not receiving power Diagnostic LEDs The BIOS sends a 1-byte hex code to port 80 prior to each POST task. These codes are displayed on eight orange LEDs, located on the system board and available at the back of the server chassis. They can provide troubleshooting information in the event of a system hang during POST. POST code checkpoints The following table shows the checkpoints, LED codes, and task description of events that may occur during the POST portion of the BIOS: Check Description point 03 Disable NMI, Parity, video for EGA, and DMA controllers. Initialize BIOS, POST, Runtime data area. Also initialize BIOS modules on POST entry and GPNV area. Initialized CMOS as mentioned in the Kernel Variable "wCMOSFlags." 04 Check CMOS diagnostic byte to determine if battery power is OK and CMOS checksum is OK. Verify CMOS checksum manually by reading storage area. If the CMOS checksum is bad, update CMOS with power-on default values and clear passwords. Initialize status register A. Initialize data variables that are based on CMOS setup questions. Initialize both the 8259 compatible PICs in the system. 05 Initialize the interrupt controller in hardware (generally PIC) and interrupt vector table. 06 Do R/W test to CH-2 count reg. Initialize CH-0 as system timer. Install the POSTINT1Ch handler. Enable IRQ-0 in PIC for system timer interrupt. Trap INT1Ch vector to "POSTINT1ChHandlerBlock." 08 Initialize the CPU. The BAT test is being done on KBC. The keyboard controller command byte is being programmed after Auto detection of KB/MS using AMI KB-5. C0 Early CPU Init Start - Disable Cache - Init Local APIC C1 Set up boot strap processor information. C2 Set up boot strap processor for POST. C5 Enumerate and set up application processors. 77

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126

Troubleshooting
www.gateway.com
77
Diagnostic LEDs
The BIOS sends a 1-byte hex code to port 80 prior to each POST task. These
codes are displayed on eight orange LEDs, located on the system board and
available at the back of the server chassis. They can provide troubleshooting
information in the event of a system hang during POST.
POST code checkpoints
The following table shows the checkpoints, LED codes, and task description of
events that may occur during the POST portion of the BIOS:
Power LED
Identify the
power state of
the system
Front panel
Blue
Off - Power is off (or S5)
On - Power is on (or S0)
Power supply
status LED
Identify power
supply fault
Power supply
module
Green or
Red
Green (On) - Power supply
good and receiving power
Red (On) - Power supply
fault
Off - Power supply not
receiving power
LED Name
Function
Location
Color
Description
Check
point
Description
03
Disable NMI, Parity, video for EGA, and DMA controllers. Initialize BIOS,
POST, Runtime data area. Also initialize BIOS modules on POST entry and
GPNV area. Initialized CMOS as mentioned in the Kernel Variable
“wCMOSFlags.”
04
Check CMOS diagnostic byte to determine if battery power is OK and
CMOS checksum is OK. Verify CMOS checksum manually by reading
storage area. If the CMOS checksum is bad, update CMOS with power-on
default values and clear passwords. Initialize status register A.
Initialize data variables that are based on CMOS setup questions. Initialize
both the 8259 compatible PICs in the system.
05
Initialize the interrupt controller in hardware (generally PIC) and interrupt
vector table.
06
Do R/W test to CH-2 count reg. Initialize CH-0 as system timer. Install the
POSTINT1Ch handler. Enable IRQ-0 in PIC for system timer interrupt.
Trap INT1Ch vector to “POSTINT1ChHandlerBlock.”
08
Initialize the CPU. The BAT test is being done on KBC. The keyboard
controller command byte is being programmed after Auto detection of
KB/MS using AMI KB-5.
C0
Early CPU Init Start — Disable Cache - Init Local APIC
C1
Set up boot strap processor information.
C2
Set up boot strap processor for POST.
C5
Enumerate and set up application processors.