HP Vectra XU 6/XXX HP Vectra XU 6/xxx, Guide to Optimizing performance - Page 69

Technical Characteristics

Page 69 highlights

2 Technical Reference Technical Characteristics Technical Characteristics The technical characteristics of the HP Vectra XU PC are summarized in the following tables. Type Clock speeds Architecture Level-one cache memory Level-two cache memory Local Bus Dual processor support Type Data integrity Available capacities Memory Controller Memory Performance Processors Intel Pentium Pro 150 MHz, 180 MHz, 200 MHz Three-way, superscaler 64-bit data, 36-bit address Five execution units Out-of-order and speculative execution Advanced dynamic branch prediction 8 KB data, two-way set-associative 8 KB instruction, two-way set-associative 256 KB unified data and instruction, four-way set-associative Transactional 60 MHz or 66 MHz clock MPS-compliant MESI cache coherency and bus snooping Embedded Advanced Programmable Interrupt Controller (APIC) Memory 64-bit DIMMs (Double Interline Memory Modules), 5 V only Error Correcting Code (8-bit hamming code) From 32 MB to 512 MB in increments of 32 MB, 64 MB or 128 MB Controls four 128-bit interleaved memory banks (2 DIMMs each) Capable of detecting and correcting all single-bit data errors Up to 267 MB per second English 63

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75

English
63
2
Technical Reference
Technical Characteristics
Technical Characteristics
The technical characteristics of the HP Vectra XU PC are summarized
in the following tables.
Processors
Type
Intel Pentium Pro
Clock speeds
150 MHz, 180 MHz, 200 MHz
Architecture
Three-way, superscaler
64-bit data, 36-bit address
Five execution units
Out-of-order and speculative execution
Advanced dynamic branch prediction
Level-one cache memory
8 KB data, two-way set-associative
8 KB instruction, two-way set-associative
Level-two cache memory
256 KB unified data and instruction, four-way set-associative
Local Bus
Transactional
60 MHz or 66 MHz clock
Dual processor support
MPS-compliant
MESI cache coherency and bus snooping
Embedded Advanced Programmable Interrupt Controller (APIC)
Memory
Type
64-bit DIMMs (Double Interline Memory Modules), 5 V only
Data integrity
Error Correcting Code (8-bit hamming code)
Available capacities
From 32 MB to 512 MB in increments of 32 MB, 64 MB or
128 MB
Memory Controller
Controls four 128-bit interleaved memory banks (2 DIMMs each)
Capable of detecting and correcting all single-bit data errors
Memory Performance
Up to 267 MB per second