Intel DH57DD Product Specification - Page 20

SATA Interfaces, Legacy I/O Controller - desktop

Page 20 highlights

Intel Desktop Board DH57DD Technical Product Specification For information about The location of the USB connectors on the back panel The location of the front panel USB headers Refer to Figure 9, page 40 Figure 10, page 41 1.9 SATA Interfaces The board provides five internal SATA connectors (black) and one external SATA connector through the PCH, which support one device per connector. The PCH provides independent SATA ports with a theoretical maximum transfer rate of 3 Gb/s per port. A point-to-point interface is used for host to device connections, unlike Parallel ATA (PATA) IDE which supports a master/slave configuration and two devices per channel. The underlying SATA functionality is transparent to the operating system. The SATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard Conventional PCI bus resource steering is used. Native mode is the preferred mode for configurations using the Windows* XP, Windows Vista*, and Windows 7* operating systems. For more information, see: http://www.serialata.org/. For information about The location of the SATA connectors Refer to Figure 10, page 41 1.10 Legacy I/O Controller The Legacy I/O Controller provides the following features: • One serial port • Serial IRQ interface compatible with serialized IRQ support for Conventional PCI bus systems • Intelligent power management, including a programmable wake-up event interface • One back panel CIR emitter header • One front panel CIR receiver header The BIOS Setup program provides configuration options for the Legacy I/O controller. 1.10.1 Serial Port The serial port is implemented as a 10-pin header on the board. The serial port supports data transfers at speeds up to 115.2 kbits/sec with BIOS support. For information about The location of the serial port header Refer to Figure 10, page 41 20

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88

Intel Desktop Board DH57DD Technical Product Specification
20
For information about
Refer to
The location of the USB connectors on the back panel
Figure 9, page 40
The location of the front panel USB headers
Figure 10, page 41
1.9
SATA Interfaces
The board provides five internal SATA connectors (black) and one external SATA
connector through the PCH, which support one device per connector.
The PCH provides independent SATA ports with a theoretical maximum transfer rate of
3 Gb/s per port.
A point-to-point interface is used for host to device connections,
unlike Parallel ATA (PATA) IDE which supports a master/slave configuration and two
devices per channel.
The underlying SATA functionality is transparent to the operating system.
The SATA
controller can operate in both legacy and native modes.
In legacy mode, standard IDE
I/O and IRQ resources are assigned (IRQ 14 and 15).
In Native mode, standard
Conventional PCI bus resource steering is used.
Native mode is the preferred mode
for configurations using the Windows* XP, Windows Vista*, and Windows 7* operating
systems.
For more information, see:
.
For information about
Refer to
The location of the SATA connectors
Figure 10, page 41
1.10
Legacy I/O Controller
The Legacy I/O Controller provides the following features:
One serial port
Serial IRQ interface compatible with serialized IRQ support for Conventional PCI
bus systems
Intelligent power management, including a programmable wake-up event interface
One back panel CIR emitter header
One front panel CIR receiver header
The BIOS Setup program provides configuration options for the Legacy I/O controller.
1.10.1
Serial Port
The serial port is implemented as a 10-pin header on the board.
The serial port
supports data transfers at speeds up to 115.2 kbits/sec with BIOS support.
For information about
Refer to
The location of the serial port header
Figure 10, page 41