Intel SE7520JR2ATAD2 Product Specification - Page 4

Table of Contents - processors

Page 4 highlights

Table of Contents Intel® Server Board SE7520JR2 Table of Contents 1. Introduction ...19 1.1 Chapter Outline...19 1.2 Server Board Use Disclaimer 20 2. Server Board Overview ...21 2.1 Server Board SE7520JR2 SKU Availability 21 2.2 Server Board SE7520JR2 Feature Set 21 3. Functional Architecture ...26 3.1 Processor Sub-system 27 3.1.1 Processor Voltage Regulators 27 3.1.2 Reset Configuration Logic 27 3.1.3 Processor Module Presence Detection 27 3.1.4 GTL2006...27 3.1.5 Common Enabling Kit (CEK) Design Support 28 3.1.6 Processor Support 28 3.1.6.1 Processor Mis-population Detection 29 3.1.6.2 Mixed Processor Steppings 29 3.1.6.3 Mixed Processor Models 29 3.1.6.4 Mixed Processor Families 29 3.1.6.5 Mixed Processor Cache Sizes 29 3.1.6.6 Jumperless Processor Speed Settings 29 3.1.6.7 Microcode...30 3.1.6.8 Processor Cache 30 3.1.6.9 Hyper-Threading Technology 30 3.1.6.10 Intel® SpeedStep® Technology 30 3.1.6.11 EM64T Technology Support 30 3.1.7 Multiple Processor Initialization 30 3.1.8 CPU Thermal Sensors 31 3.1.9 Processor Thermal Control Sensor 31 3.1.10 Processor Thermal Trip Shutdown 31 3.1.11 Processor IERR ...31 3.2 Intel® E7520 Chipset 31 3.2.1 Memory Controller Hub (MCH 32 3.2.1.1 3.2.1.2 3.2.1.3 3.2.1.4 Front Side Bus (FSB 32 MCH Memory Sub-System Overview 32 PCI Express ...32 Hub Interface...33 iv Revision 1.0 C78844-002

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225

Table of Contents
Intel® Server Board SE7520JR2
Revision 1.0
C78844-002
iv
Table of Contents
1.
Introduction
........................................................................................................................
19
1.1
Chapter Outline
......................................................................................................
19
1.2
Server Board Use Disclaimer
................................................................................
20
2.
Server Board Overview
......................................................................................................
21
2.1
Server Board SE7520JR2 SKU Availability
...........................................................
21
2.2
Server Board SE7520JR2 Feature Set
..................................................................
21
3.
Functional Architecture
.....................................................................................................
26
3.1
Processor Sub-system
...........................................................................................
27
3.1.1
Processor Voltage Regulators
...............................................................................
27
3.1.2
Reset Configuration Logic
.....................................................................................
27
3.1.3
Processor Module Presence Detection
.................................................................
27
3.1.4
GTL2006
................................................................................................................
27
3.1.5
Common Enabling Kit (CEK) Design Support
........................................................
28
3.1.6
Processor Support
.................................................................................................
28
3.1.6.1
Processor Mis-population Detection
..................................................................
29
3.1.6.2
Mixed Processor Steppings
...............................................................................
29
3.1.6.3
Mixed Processor Models
....................................................................................
29
3.1.6.4
Mixed Processor Families
..................................................................................
29
3.1.6.5
Mixed Processor Cache Sizes
...........................................................................
29
3.1.6.6
Jumperless Processor Speed Settings
..............................................................
29
3.1.6.7
Microcode
...........................................................................................................
30
3.1.6.8
Processor Cache
................................................................................................
30
3.1.6.9
Hyper-Threading Technology
.............................................................................
30
3.1.6.10
Intel® SpeedStep® Technology
.......................................................................
30
3.1.6.11
EM64T Technology Support
............................................................................
30
3.1.7
Multiple Processor Initialization
.............................................................................
30
3.1.8
CPU Thermal Sensors
...........................................................................................
31
3.1.9
Processor Thermal Control Sensor
.......................................................................
31
3.1.10
Processor Thermal Trip Shutdown
........................................................................
31
3.1.11
Processor IERR
.....................................................................................................
31
3.2
Intel® E7520 Chipset
.............................................................................................
31
3.2.1
Memory Controller Hub (MCH)
..............................................................................
32
3.2.1.1
Front Side Bus (FSB)
.........................................................................................
32
3.2.1.2
MCH Memory Sub-System Overview
.................................................................
32
3.2.1.3
PCI Express
.......................................................................................................
32
3.2.1.4
Hub Interface
......................................................................................................
33