Intel SL3VS Specification Update - Page 86
C111, Performance Monitoring Event FP_MMX_TRANS_TO_MMX May Not Count Some Transitions
View all Intel SL3VS manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 86 highlights
INTEL® CELERON® PROCESSOR SPECIFICATION UPDATE C111 Performance Monitoring Event FP_MMX_TRANS_TO_MMX May Not Count Some Transitions Problem: Performance Monitor Event FP_MMX_TRANS_TO_MMX (Event CCH, Umask 01H) counts transitions from x87 Floating Point (FP) to MMX™ instructions. Due to this erratum, if only a small number of MMX instructions (including EMMS) are executed immediately after the last FP instruction, an FP to MMX transition may not be counted. Implication: The count value for Performance Monitoring Event FP_MMX_TRANS_TO_MMX may be lower than expected. The degree of undercounting is dependent on the occurrences of the erratum condition while the counter is active. Intel has not observed this erratum with any commercially available software. Workaround: None identified. Status: For the steppings affected see the Summary of Changes at the beginning of this section. 78