Intel SLWBR Product Specification - Page 5

s, Tables

Page 5 highlights

Intel© LB440GX 2U Rack Server Chassis TPS Rev 1.0 11 REGULATORY INFORMATION ...16 11.1 REGULATORY COMPLIANCE ...16 11.1.1 Safety Standards...16 11.1.2 EMC Regulations ...17 11.1.3 Regulatory Compliance Markings 18 11.2 ELECTROMAGNETIC COMPATIBILITY NOTICE (USA 18 11.2.1 FCC Declaration of Conformity...19 11.3 ELECTROMAGNETIC COMPATIBILITY NOTICES (INTERNATIONAL 19 12 ENVIRONMENTAL LIMITS...20 12.1 SYSTEM OFFICE ENVIRONMENT ...20 12.2 SYSTEM ENVIRONMENTAL TESTING ...20 13 RELIABILITY, SERVICEABILITY, AND AVAILABILITY 21 13.1 MEAN-TIME-BETWEEN-FAILURE (MTBF 21 13.2 SERVICEABILITY...21 Figures FIGURE 1. ATX 2.03 I/O APERTURE...1 FIGURE 2. FRONT AND REAR CHASSIS VIEWS...2 FIGURE 3. ISOMETRIC VIEW WITHOUT TOP COVER 3 FIGURE 4. 80MM SYSTEM FAN...7 FIGURE 5. FRONT PANEL AND FUNCTIONS ...9 FIGURE 6. FUNCTIONAL DIAGRAM OF THE HOT-SWAP SCSI BACKPLANE 11 FIGURE 7. HOT SWAP SCSI BACKPLANE BLOCK DIAGRAM 12 FIGURE 8. ACTIVE PCI RISER BLOCK DIAGRAM 13 FIGURE 9. PERIPHERAL POWER CONNECTOR...14 Tables TABLE 1. CHASSIS DIMENSIONS ...3 TABLE 2. POWER SUPPLY OUTPUT SUMMARY...4 TABLE 3. 20+4-PIN "MODIFIED ATX" POWER SUPPLY CONNECTOR 5 TABLE 4. AUX ATX POWER CONNECTOR...6 TABLE 5. PERIPHERAL POWER CONNECTOR...6 TABLE 6. FLOPPY DRIVE POWER CONNECTOR ...6 TABLE 7. HSBP CONFIGURATION JUMPERS ...11 TABLE 8. PIN TYPES ...14 TABLE 9. PERIPHERAL POWER CONNECTORS ...14 TABLE 10. SYSTEM OFFICE ENVIRONMENT SUMMARY 20 v

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26

Intel
©
LB440GX 2U Rack Server Chassis TPS Rev 1.0
v
11
REGULATORY INFORMATION
........................................................................................................
16
11.1
R
EGULATORY
C
OMPLIANCE
...................................................................................................................
16
11.1.1
Safety Standards
............................................................................................................................
16
11.1.2
EMC Regulations
..........................................................................................................................
17
11.1.3
Regulatory Compliance Markings
..................................................................................................
18
11.2
E
LECTROMAGNETIC
C
OMPATIBILITY
N
OTICE
(USA)
...............................................................................
18
11.2.1
FCC Declaration of Conformity
.....................................................................................................
19
11.3
E
LECTROMAGNETIC
C
OMPATIBILITY
N
OTICES
(I
NTERNATIONAL
)
............................................................
19
12
ENVIRONMENTAL LIMITS
................................................................................................................
20
12.1
S
YSTEM
O
FFICE
E
NVIRONMENT
.............................................................................................................
20
12.2
S
YSTEM
E
NVIRONMENTAL
T
ESTING
.......................................................................................................
20
13
RELIABILITY, SERVICEABILITY, AND AVAILABILITY
..............................................................
21
13.1
M
EAN
-T
IME
-B
ETWEEN
-F
AILURE
(MTBF)
..............................................................................................
21
13.2
S
ERVICEABILITY
....................................................................................................................................
21
Figures
F
IGURE
1.
ATX 2.03 I/O A
PERTURE
.....................................................................................................................
1
F
IGURE
2.
F
RONT AND
R
EAR
C
HASSIS
V
IEWS
........................................................................................................
2
F
IGURE
3.
I
SOMETRIC
V
IEW WITHOUT
T
OP
C
OVER
................................................................................................
3
F
IGURE
4.
80
MM
S
YSTEM
F
AN
..............................................................................................................................
7
F
IGURE
5.
F
RONT
P
ANEL AND
F
UNCTIONS
............................................................................................................
9
F
IGURE
6.
F
UNCTIONAL
D
IAGRAM OF THE
H
OT
-S
WAP
SCSI B
ACKPLANE
............................................................
11
F
IGURE
7.
H
OT
S
WAP
SCSI B
ACKPLANE
B
LOCK
D
IAGRAM
.................................................................................
12
F
IGURE
8.
A
CTIVE
PCI R
ISER
B
LOCK
D
IAGRAM
..................................................................................................
13
F
IGURE
9.
P
ERIPHERAL POWER CONNECTOR
........................................................................................................
14
Tables
T
ABLE
1.
C
HASSIS
D
IMENSIONS
..........................................................................................................................
3
T
ABLE
2.
P
OWER
S
UPPLY
O
UTPUT
S
UMMARY
......................................................................................................
4
T
ABLE
3.
20+4-
PIN
“M
ODIFIED
ATX” P
OWER
S
UPPLY
C
ONNECTOR
.....................................................................
5
T
ABLE
4.
A
UX
ATX P
OWER
C
ONNECTOR
............................................................................................................
6
T
ABLE
5.
P
ERIPHERAL
P
OWER
C
ONNECTOR
.........................................................................................................
6
T
ABLE
6.
F
LOPPY
D
RIVE
P
OWER
C
ONNECTOR
.....................................................................................................
6
T
ABLE
7.
HSBP C
ONFIGURATION
J
UMPERS
.......................................................................................................
11
T
ABLE
8.
P
IN
T
YPES
.........................................................................................................................................
14
T
ABLE
9.
P
ERIPHERAL POWER CONNECTORS
......................................................................................................
14
T
ABLE
10. S
YSTEM
O
FFICE
E
NVIRONMENT
S
UMMARY
.........................................................................................
20