LG KE600 Service Manual - Page 54

General Features, 16.2 Micro-Controller- Micro-Controller Memory, 16.4 Interfaces

Get LG KE600 - LG Cell Phone PDF manuals and user guides View all LG KE600 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 54 highlights

3. TECHNICAL BRIEF 3.16.1. General Features • Single Chip Bluetooth device for cellular applications integrating radio, baseband and memory • Fabricated in advanced low power 0.13•Ïm CMOS technology • Very low component count (6 external components) • Ultra low power design - Peak current 40mA for basic data rate - Peak current 45mA for enhanced data rate - Bluetooth low power mode typ. 25µA • Multiple input clock signals supported (10-40MHz) • Supply from external voltage regulator 1.8V..3.6V 1) • Autonomous power down scenarios of Bluetooth and cellular system supported • Packages: - P-VQFN-48 package - P-WFLGA-56 package • Temperature range from -40°C up to 85°C • Boundary scan for interface lines via JTAG 3.16.2 Micro-Controller-Section • ARM7TDMI-STM ARM® Processor for protocol and application software • Timers + Watchdog + Interrupt Module 3.16.3 Micro-Controller Memory • 32 KByte RAM • 256 KByte read only Program Memory • 8 KByte Patch RAM 3.16.4 Interfaces • UART (Bluetooth - Interface, support for HCI UART and Three-Wire UART transport layers with/without hardware handshaking) up to 3.25MBaud • Two channel PCM Audio interface with I2S mode • I2C Interface • Three channel full duplex CVSD trans coder • General Purpose I/Os - External interrupt - Port output levels available during low-power mode (VDD supplied) • Separate voltage domains for GPIO, UART and PCM interfaces • Control signal for requesting external (cellular) system clock • Multi frequency (e.g. 32.768 kHz) low power clock input - 55 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
3. TECHNICAL BRIEF
- 55 -
3.16.1. General Features
•
Single Chip Bluetooth device for cellular applications integrating radio, baseband and memory
•
Fabricated in advanced low power 0.13•Ïm CMOS technology
•
Very low component count (6 external components)
•
Ultra low power design
- Peak current 40mA for basic data rate
- Peak current 45mA for enhanced data rate
- Bluetooth low power mode typ. 25
µ
A
•
Multiple input clock signals supported (10-40MHz)
•
Supply from external voltage regulator 1.8V..3.6V 1)
•
Autonomous power down scenarios of Bluetooth and cellular system supported
•
Packages:
- P-VQFN-48 package
- P-WFLGA-56 package
•
Temperature range from -40
°
C up to 85
°
C
•
Boundary scan for interface lines via JTAG
3.16.2 Micro-Controller-Section
•
ARM7TDMI-STM ARM® Processor for protocol and application software
•
Timers + Watchdog + Interrupt Module
3.16.3 Micro-Controller Memory
•
32 KByte RAM
•
256 KByte read only Program Memory
•
8 KByte Patch RAM
3.16.4 Interfaces
•
UART (Bluetooth - Interface, support for HCI UART and Three-Wire UART transport layers
with/without hardware handshaking) up to 3.25MBaud
•
Two channel PCM Audio interface with I2S mode
•
I2C Interface
•
Three channel full duplex CVSD trans coder
•
General Purpose I/Os
- External interrupt
- Port output levels available during low-power mode (VDD supplied)
•
Separate voltage domains for GPIO, UART and PCM interfaces
•
Control signal for requesting external (cellular) system clock
•
Multi frequency (e.g. 32.768 kHz) low power clock input