MSI 945GZM5 User Guide - Page 55

MS-7267 Mainboard, IRQ 3/4/5/7/9/10/11/14/15

Get MSI 945GZM5 PDF manuals and user guides View all MSI 945GZM5 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 55 highlights

MS-7267 Mainboard IRQ 3/4/5/7/9/10/11/14/15 These items specify the bus where the specified IRQ line is used. The settings determine if AMIBIOS should remove an IRQ from the pool of available IRQs passed to devices that are configurable by the system BIOS. The available IRQ pool is determined by reading the ESCD NVRAM. If more IRQs must be removed from the IRQ pool, the end user can use these settings to reserve the IRQ by assigning an [Reserved] setting to it. Onboard I/O is configured by AMIBIOS. All IRQs used by onboard I/O are configured as [Available]. If all IRQs are set to [Reserved], and IRQ 14/15 are allocated to the onboard PCI IDE, IRQ 9 will still be available for PCI and PnP devices. Important IRQ (Interrupt Request) lines are system resources allocated to I/O devices. When an I/O device needs to gain attention of the operating system, it signals this by causing an IRQ to occur. After receiving the signal, when the operating system is ready, the system will interrupt itself and perform the service required by the I/O device. 3-18

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
MS-7267 Mainboard
3-18
IRQ (Interrupt Request) lines are system resources allocated to I/O devices.
When an I/O device needs to gain attention of the operating system, it signals
this by causing an IRQ to occur. After receiving the signal, when the operating
system is ready, the system will interrupt itself and perform the service required
by the I/O device.
Important
IRQ 3/4/5/7/9/10/11/14/15
These items specify the bus where the specified IRQ line is used.
The settings determine if AMIBIOS should remove an IRQ from the pool of avail-
able IRQs passed to devices that are configurable by the system BIOS. The
available IRQ pool is determined by reading the ESCD NVRAM. If more IRQs must
be removed from the IRQ pool, the end user can use these settings to reserve
the IRQ by assigning an [Reserved] setting to it. Onboard I/O is configured by
AMIBIOS. All IRQs used by onboard I/O are configured as [Available]. If all IRQs
are set to [Reserved], and IRQ 14/15 are allocated to the onboard PCI IDE, IRQ 9
will still be available for PCI and PnP devices.