MSI 945GZM5 User Guide - Page 58

Con DRAM Timing by SPD

Page 58 highlights

BIOS Setup Configure DRAM Timing by SPD Selects whether DRAM timing is controlled by the SPD (Serial Presence Detect) EEPROM on the DRAM module. Setting to [Auto By SPD] enables DRAM timings and the following related items to be determined by BIOS based on the configurations on the SPD. Selecting [Manual] allows users to configure the DRAM timings and the following related items manually. DRAM CAS# Latency The field controls the CAS latency, which determines the timing delay before SDRAM starts a read command after receiving it. Setting options: [By SPD], [2. 5T], [2T]. [2T] increases system performance while 2.5T provides more stable system performance. Setting to By SPD enables DRAM CAS# Latency automatically to be determined by BIOS based on the configurations on the SPD (Serial Presence Detect) EEPROM on the DRAM module. DRAM RAS# to CAS# Delay This field allows you to set the number of cycles for a timing delay between the CAS and RAS strobe signals, used when DRAM is written to, read from or refreshed. Fast speed offers faster performance while slow speed offers more stable performance. DRAM RAS# Precharge This item controls the number of cycles for Row Address Strobe (RAS) to be allowed to precharge. If insufficient time is allowed for the RAS to accumulate its charge before DRAM refresh, refresh may be incomplete and DRAM may fail to retain data. This item applies only when synchronous DRAM is installed in the system. DRAM RAS# Activate to Prec This setting determines the time RAS takes to read from and write to a memory cell. FSB/Memory Ratio This setting controls the ratio of CPU FSB Clock & DRAM Frequency to enable the CPU & DRAM to run at different frequency combinations. Please note that the setting options vary according to the CPU FSB Clock preset. Adjust AGP/PCI Frequency This item allows you to select the AGP/PCI clock frequency (in MHz) and overclock the processor by adjusting the AGP/PCI clock to a higher frequency. Adjust PCI Express Frequency This item allows you to select the PCI Express clock frequency (in MHz) and overclock the processor by adjusting the PCI Express clock to a higher frequency. 3-21

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83

3-21
BIOS Setup
Configure DRAM Timing by SPD
Selects whether DRAM timing is controlled by the SPD (Serial Presence Detect)
EEPROM on the DRAM module. Setting to [Auto By SPD] enables DRAM timings
and the following related items to be determined by BIOS based on the configu-
rations on the SPD. Selecting [Manual] allows users to configure the DRAM
timings and the following related items manually.
DRAM CAS# Latency
The field controls the CAS latency, which determines the timing delay before
SDRAM starts a read command after receiving it. Setting options: [By SPD], [2.
5T], [2T]. [2T] increases system performance while 2.5T provides more stable
system performance. Setting to By SPD enables DRAM CAS# Latency automati-
cally to be determined by BIOS based on the configurations on the SPD (Serial
Presence Detect) EEPROM on the DRAM module.
DRAM RAS# to CAS# Delay
This field allows you to set the number of cycles for a timing delay between the
CAS and RAS strobe signals, used when DRAM is written to, read from or
refreshed.
Fast speed offers faster performance while slow speed offers
more stable performance.
DRAM RAS# Precharge
This item controls the number of cycles for Row Address Strobe (RAS) to be
allowed to precharge. If insufficient time is allowed for the RAS to accumulate
its charge before DRAM refresh, refresh may be incomplete and DRAM may fail
to retain data. This item applies only when synchronous DRAM is installed in the
system.
DRAM RAS# Activate to Prec
This setting determines the time RAS takes to read from and write to a memory
cell.
FSB/Memory Ratio
This setting controls the ratio of CPU FSB Clock & DRAM Frequency to enable the CPU
& DRAM to run at different frequency combinations. Please note that the setting
options vary according to the CPU FSB Clock preset.
Adjust AGP/PCI Frequency
This item allows you to select the AGP/PCI clock frequency (in MHz) and overclock
the processor by adjusting the AGP/PCI clock to a higher frequency.
Adjust PCI Express Frequency
This item allows you to select the PCI Express clock frequency (in MHz) and overclock
the processor by adjusting the PCI Express clock to a higher frequency.