MSI H61M User Guide - Page 26
EEpROM on The DRAM module. SeTTing To [AuTo] enables DRAM Timings and
View all MSI H61M manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 26 highlights
EIST The Enhanced Intel SpeedStep technology allows you to set the performance level of the microprocessor whether the computer is running on battery or AC power. This field will appear after you installed the CPU which supports speedstep technology. Intel Turbo Boost This item will appear when you install a CPU with Intel Turbo Boost technology. This item is used to enable/ disable Intel Turbo Boost technology. It can scale processor frequency higher dynamically when applications demand more performance and TDP headroom exists. It also can deliver seamless power scalability (Dynamically scale up, Speed-Step Down). OC Genie This field is used to enable/ disable OC Genie function. DRAM Frequency This is used to adjust the memory frequency. Adjusted DRAM Frequency It shows the adjusted DRAM frequency. Read-only. Extreme Memory Profile (X.M.P) This item is used to enable/disable the Intel Extreme Memory Profile (XMP). For further information please refer to Intel's official website. DRAM Timing Mode Select whether DRAM timing is controlled by the SPD (Serial Presence Detect) EEPROM on the DRAM module. Setting to [Auto] enables DRAM timings and the following "Advanced DRAM Configuration" sub-menu to be determined by BIOS based on the configurations on the SPD. Selecting [Manual] allows users to configure the DRAM timings and the following related "Advanced DRAM Configuration" sub-menu manually. Advanced DRAM Configuration Press to enter the sub-menu. In this sub-menu you can adjust the advanced DRAM timing. Command Rate This setting controls the DRAM command rate. tCL This controls the CAS latency, which determines the timing delay (in clock cycles) before SDRAM starts a read command after receiving it. tRCD When DRAM is refreshed, both rows and columns are addressed separately. This setup item allows you to determine the timing of the transition from RAS (row address strobe) to CAS (column address strobe). The less the clock cycles, the faster the DRAM performance. 26