Sony STR-K7100 Service Manual - Page 49

Pin No., Pin Name, Pin Description

Get Sony STR-K7100 - Multi Channel Av Receiver PDF manuals and user guides View all Sony STR-K7100 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 49 highlights

STR-K7100 Pin No. 57 58 59 60 61 62, 63 64 to 66 67 68 69 70 71 72 to 75 76 77 to 80 81 82 83 to 85 86 87 88 89 90 91 92 to 97 98, 99 100 101 102 to 105 106 107, 108 109, 110 111 112 113 114, 115 116 117 118 119 120 Pin Name MOD1 MOD0 EXLOCK VDDI VSS A17, A16 A15 to A13 GP10 GP9 GP8 VDDI VSS D15/GP7 to D12/GP4 VDDE D11/GP3 to D8/GP0 VSS A9 A12 to A10 TDO TMS XTRST TCK TDI VSS A8 to A3 D7, D6 VDDI VSS D5 to D2 VDDE D1, D0 A2, A1 VSS A0 PM SDI3, SDI4 SYNC TST2 GP11 TST3 VDDI I/O Pin Description I Operation mode signal input (L: 386fs, H: 256fs) (Fixed at H.) I Operation mode signal input (L: single chip mode, H: use prohibited) (Fixed at L.) I Error detection signal input from digital audio interface receiver IC I Power supply pin (+1.9 V) - Ground pin O Not used. (Open) O External memory address signal output for SDRAM IC O Not used. (Open) O GP9 signal output for system control IC I Audio signal input from digital audio interface receiver IC I Power supply pin (+1.9 V) - Ground pin I/O External memory data input/output for SDRAM IC I Power supply pin (+3.3 V) I/O External memory data input/output for SDRAM IC - Ground pin O External memory address signal output for SDRAM IC O External memory address signal output for SDRAM IC O Not used. (Fixed at H.) I Not used. (Fixed at H.) I Not used. (Fixed at H.) I Not used. (Fixed at H.) I Not used. (Fixed at H.) - Ground pin O External memory address signal output for SDRAM IC I/O External memory data input/output for SDRAM IC I Power supply pin (+1.9 V) - Ground pin I/O External memory data input/output for SDRAM IC I Power supply pin (+3.3 V) I/O External memory data input/output for SDRAM IC O External memory address signal output for SDRAM IC - Ground pin O External memory address signal output for SDRAM IC I PLL initialization signal input from system control IC I Not used. (Open) I Sync/async select signal input (L: sync, H: async) (Fixed at H.) I Not used. (Connect to ground.) I Not used. (Connect to ground.) I Not used. (Connect to ground.) I Power supply pin (+1.9 V) 49

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
49
STR-K7100
Pin No.
Pin Name
I/O
Pin Description
57
MOD1
I
Operation mode signal input (L: 386fs, H: 256fs) (Fixed at H.)
58
MOD0
I
Operation mode signal input (L: single chip mode, H: use prohibited) (Fixed at L.)
59
EXLOCK
I
Error detection signal input from digital audio interface receiver IC
60
VDDI
I
Power supply pin (+1.9 V)
61
VSS
—
Ground pin
62, 63
A17, A16
O
Not used. (Open)
64 to 66
A15 to A13
O
External memory address signal output for SDRAM IC
67
GP10
O
Not used. (Open)
68
GP9
O
GP9 signal output for system control IC
69
GP8
I
Audio signal input from digital audio interface receiver IC
70
VDDI
I
Power supply pin (+1.9 V)
71
VSS
—
Ground pin
72 to 75
D15/GP7 to D12/GP4
I/O
External memory data input/output for SDRAM IC
76
VDDE
I
Power supply pin (+3.3 V)
77 to 80
D11/GP3 to D8/GP0
I/O
External memory data input/output for SDRAM IC
81
VSS
—
Ground pin
82
A9
O
External memory address signal output for SDRAM IC
83 to 85
A12 to A10
O
External memory address signal output for SDRAM IC
86
TDO
O
Not used. (Fixed at H.)
87
TMS
I
Not used. (Fixed at H.)
88
XTRST
I
Not used. (Fixed at H.)
89
TCK
I
Not used. (Fixed at H.)
90
TDI
I
Not used. (Fixed at H.)
91
VSS
—
Ground pin
92 to 97
A8 to A3
O
External memory address signal output for SDRAM IC
98, 99
D7, D6
I/O
External memory data input/output for SDRAM IC
100
VDDI
I
Power supply pin (+1.9 V)
101
VSS
—
Ground pin
102 to 105
D5 to D2
I/O
External memory data input/output for SDRAM IC
106
VDDE
I
Power supply pin (+3.3 V)
107, 108
D1, D0
I/O
External memory data input/output for SDRAM IC
109, 110
A2, A1
O
External memory address signal output for SDRAM IC
111
VSS
—
Ground pin
112
A0
O
External memory address signal output for SDRAM IC
113
PM
I
PLL initialization signal input from system control IC
114, 115
SDI3, SDI4
I
Not used. (Open)
116
SYNC
I
Sync/async select signal input (L: sync, H: async) (Fixed at H.)
117
TST2
I
Not used. (Connect to ground.)
118
GP11
I
Not used. (Connect to ground.)
119
TST3
I
Not used. (Connect to ground.)
120
VDDI
I
Power supply pin (+1.9 V)