Sanyo DP26648 Service Manual - Page 29

Block Diagram Signal Lines

Page 29 highlights

BLOCK DIAGRAM SIGNAL LINES DP32648 / DP26648 BLOCK DIAGRAM SIGNAL LINES - 29 - Tuner A6100 14,15 20,21 Digtal&Analog_I 5V Video1_CVBS Q5800,Q5804 Video1_S(Y) Q5801,Q5805 Video1_S(C) Q5802,Q5806 AE2,AF2 ADC ADC Video2_Y 16 IC1240 Video2_Pb 11 5V Video2_Pr 8 3 Video3_Y 1 SW 5 W3 U3 V3 Y U4,T4 Pb T3 Video3_Pb 14 6 Pr V4 SW Video3_Pr 9 2,7,12 T5 I2C AF14,AE14 8VSB QAM NTSC BTSC SPI Flash IC5750 D3.3V ADC NTSC NTSC Dec Y,Pb,Pr DDR2 400MHz IC5700 D1.8V_DDR BL_ON W5 IC5500 BL_ADJ (PWM) AC24 LVDS Q801 LPF LVDS Trans. Video Proc. 1.8V 2.1V 3.3V D3.3V D3.3V_ZR 3.3HDMI D1.8V_DDR DC PANEL Q6360 LVDS_POW AUDIO_SW1 Q1241 R4,R5 R3 5.1ch Digital Audio Output PC(R) K5 3.3V PC(G) PC(B) H_SYNC V_SYNC 1,2 IC5591 4 1,2 IC5590 4 L5 SW Audio Proc. D3.3V IC6200 9V 3 IC001 AMP 14, Speaker 13 L 1-4 Audio AE12, D/A L 5 R7 10, 12 R D3.3V AF12 15 18 HDMI1 Q6510 HDMI2 Q6600 Video1_L/R 14,5 Video2_L/R 15,2 Video3 _L/R 11,4 PC L/R 12,1 IC1251 Audio _SW IC6270 13 L Q1202 19 Audio 2 R Q1201 ADC 3 16 9V 5V D3.3V AD15 N22 P22 5V V24 IC5900 6 R I2C 31 L 29 Mute 24 9V AUDIO_POW D3.3V IC802 IC801 RESET IC3200 IC803 EEPROM 5,6 5 13,14 Audio Control L:5, Q5901 9V R:28 Line Output Front Control 19 20 3,4 52 Q5902 RC_IN KEY_IN 60 IC800 18 SUB_CPU Control Power Unit 9 10 5V_STBY AUDIO_SW2 Q1204 AUDIO_SW1 Q1203 H_SYNC(PC) V_SYNC(PC) 1 9 IC1220 5 13 29 28 48 Q808 22 M_MUTE Q809 MUTE 5V_STBY LED_ON1 AC in (120V)

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57

— 29 —
BLOCK DIAGRAM SIGNAL LINES
Tuner
A6100
ADC
8VSB
QAM
NTSC
BTSC
ADC
NTSC
Dec
Digtal&Analog_I
Video1_CVBS
Video1_S(Y)
Video2_Y
Video2_Pb
Video2_Pr
Y
Pb
Pr
Video3_Y
Video3_Pb
Video3_Pr
H_SYNC
V_SYNC
H_SYNC(PC)
V_SYNC(PC)
Video
Proc.
Audio
Proc.
I2C
SPI
Flash
DDR2
400MHz
LVDS
Trans.
PANEL
Audio
_SW
Video2_L/R
Video3 _L/R
Audio
L
R
ADC
LVDS
AC24
W5
BL_ADJ
BL_ON
(PWM)
I2C
1-4
13,14
18
2
15
R
L
R
L
6
5
48
22
60
52
14,5
20,21
16
11
8
3
5
6
2,7,12
1
14
9
W3
U3
U4,T4
V3
T3
V4
T5
R4,R5
R3
K5
L5
1,2
4
1,2
4
14,15
AF14,AE14
AE2,AF2
9
10
19
13
3
2
AD15
16
15,2
11,4
12,1
9
1
13
5
28
29
19
20
18
V24
AE12,
AF12
9
24
L:5,
R:28
14,
13
10,
12
31
3
5
7
SUB_CPU
D3.3V
P22
N22
EEPROM
RC_IN
KEY_IN
LED_ON1
M_MUTE
Front Control
Control
Power Unit
AC in
(120V)
Line
Output
Mute
AMP
L
R
Speaker
SW
HDMI1
LPF
Y,Pb,Pr
NTSC
RESET
MUTE
5.1ch Digital Audio Output
DC
HDMI2
AUDIO_SW2
Audio
D/A
Q5901
Q5902
IC802
IC803
IC6200
IC5900
IC801
IC800
IC1251
IC6270
IC5750
IC5700
IC5500
IC1240
IC3200
IC001
Audio Control
SW
PC(R)
PC(G)
PC(B)
PC L/R
ADC
Q809
Q808
Q1204
AUDIO_SW1
AUDIO_SW1
Q1203
Q1202
Q1241
Q1201
IC1220
Q5800,Q5804
Q5801,Q5805
Q5802,Q5806
Video1_S(C)
SW
IC5591
IC5590
Q6510
Q6600
5V
5V_STBY
5V
D3.3V
D3.3V
9V
5V_STBY
5V
5V
D3.3V
D1.8V_DDR
D1.8V_DDR
LVDS_POW
1.8V
2.1V
3.3V
3.3V
9V
9V
9V
D3.3V_ZR
AUDIO_POW
3.3HDMI
D3.3V
D3.3V
5,6
3,4
Q6360
Q801
Video1_L/R
BLOCK DIAGRAM SIGNAL LINES